



THE LEADER IN
TECHNOLOGY
PERFORMANCE
AND INNOVATION

Gould Inc.
Design & Test Systems Division

0114-1044-10

FOR PAUL CLEVELAND
NORTH BUILDING
CEC EX 0663

E. S. D. INSTRUMENTATION

C.C. 203 MS 145

RM 22508 EXT 2224



Digitized by the Internet Archive
in 2025

https://archive.org/details/manualsplus_09483

K101/102-D LOGIC ANALYZER
KEYBOARD AND
ASSOCIATED DISPLAYS

INTRODUCTION:

THE GOULD BIOMATION K101-D AND K102-D PROVIDE A MAJOR ADVANCE IN LOGIC ANALYZER CAPABILITY FOR HARDWARE AND SOFTWARE ENGINEERS. THE FOLLOWING INFORMATION IS COMMON TO BOTH THE 101 AND 102, THE DIFFERENCE BEING THAT THE K101-D HAS 48 DATA CHANNELS AND THE K102-D HAS 32 DATA CHANNELS. THUS, FOR EASE OF COMPOSITION, REFERENCE WILL BE MADE TO THE K101-D.

CONTROLLED BY A 16-BIT 8086 MICROPROCESSOR, THE K101-D'S STANDARD OPERATING SYSTEM USES OVER 80 KBYTES OF ROM AND 64 KBYTES OF RAM. AS TESTING SYSTEMS GROW, SO DOES THE ANALYZER—IT'S OPERATING SYSTEM CAN ACCOMMODATE UP TO 256 KBYTES OF ROM AND 125 KBYTES OF RAM.

FEATURES:

1. TWELVE EXTERNAL CLOCK-INPUTS, COMBINABLE AT RATES UP TO 50 MHZ.
2. MULTIPLE THRESHOLD-LEVEL SELECTION FOR VARIOUS LOGIC.
3. FOUR DIFFERENT INPUT MODES.
4. FORTY-EIGHT DATA INPUTS CAPABLE OF BEING INTERNALLY SAMPLED AT RATES UP TO 100 MHZ.
5. SIXTEEN SELECTIVE TRACE-CONTROL LEVELS.
6. A 515-WORD MEMORY LENGTH WITH FULL TRACE LEVEL TRACKING.
7. FULLY INTEGRATED 4-DIGIT DIGITAL VOLTMETER (DVM).
8. EXTERNAL FREQUENCY COUNTER
9. 24 HOUR REAL TIME CLOCK (ALLOWS THE LOGIC ANALYZER TO LOG THE EXACT TIME AND DATE OF EACH RECORDING).
10. BATTERY BACK UP FEATURE FOR THE CLOCK, ALSO ALLOWS THE USER TO SAVE A COMPLETE SET OF RECORDING PARAMETERS FOR CONVENIENCE.

On the 1st of March 1964, the first of a series of
visits to the site was made. The purpose of this visit
was to establish a base for the work and to make a
general survey of the area. The site was found to be
suitable for the work and a base was established.
The work was carried out during the month of March
and the results were as follows:

The first of the work was to establish a base for
the work. This was done by erecting a tent and
installing the necessary equipment. The base was
found to be suitable for the work and the work
was carried out during the month of March.

The second of the work was to make a general
survey of the area. This was done by walking
around the site and making a map of the area.

The third of the work was to make a detailed
survey of the area. This was done by walking
around the site and making a map of the area.

The fourth of the work was to make a detailed
survey of the area. This was done by walking
around the site and making a map of the area.

The fifth of the work was to make a detailed
survey of the area. This was done by walking
around the site and making a map of the area.

The sixth of the work was to make a detailed
survey of the area. This was done by walking
around the site and making a map of the area.

The seventh of the work was to make a detailed
survey of the area. This was done by walking
around the site and making a map of the area.

The eighth of the work was to make a detailed
survey of the area. This was done by walking
around the site and making a map of the area.

The ninth of the work was to make a detailed
survey of the area. This was done by walking
around the site and making a map of the area.

KEYBOARD
GENERAL DESCRIPTION

THE KEYBOARD OF THE K101-D HAS BEEN DIVIDED INTO THE FOLLOWING AREAS:

SPECIFY

FIELD

DISPLAY

GPIB

ACQUIRE

GENERAL

- A. SPECIFY KEYS - ALL DISPLAY MENUS ARE SELECTED USING THESE 6 KEYS. THE DISPLAY MENU TITLE IS LOCATED AT THE TOP OF EACH DISPLAY UNDER THE GPIB INFORMATION.
- B. FIELD KEYS - THE FIELD AREA CONTAINS THE K101-D DATA AND PARAMETER SELECTION CURSORS. MOST K101-D ENTRY FIELDS CAN BE PROGRAMMED BY USING THESE KEYS TO STEP THROUGH THE DISPLAY PARAMETERS WHICH WILL BLINK WHEN SELECTED. PARAMETERS CAN BE CHANGED USING THE "NEXT", "CHOICE", AND "PREV" KEYS.
- C. DISPLAY KEYS - THESE KEYS SELECT THE DATA, TIMING, OR GRAPH DISPLAYS AS WELL AS "A MEMORY", "B MEMORY", COMPARE, SEARCH, AND A-B FUNCTIONS.
- D. GPIB KEYS - THESE KEYS PERFORM THE FRONT PANEL GPIB FUNCTIONS. THE GPIB STATUS IS SHOWN AT THE TOP OF EACH K101-D DISPLAY.
- E. ACQUIRE KEYS - ARM ACTUALLY STARTS A RECORDING, ADVANCE WILL CAUSE THE UNIT TO MANUALLY JUMP TO NEXT TRACE CONTROL LEVEL, M-A TRANSFERS HIGH SPEED MEMORY TO DISPLAY MEMORY, AND STOP WILL HALT THE K101-D DURING RECORDING CYCLES.

G. GENERAL KEYS - ALL MISCELLANEOUS DIRECT ENTRY KEY FUNCTIONS FALL INTO THIS CATEGORY.

1. THE "SAVE" AND "RECALL" KEYS IN THE TOP ROW OF KEYS ARE USED FOR STORING AND RETRIEVING A USER SELECT MENU SET-UP; RECALLING THE POWER DOWN MENU STATES USING THE SHIFT AND RECALL KEYS.
2. THE ASCII KEYBOARD AND THE YELLOW LETTERS ROUND OUT THE ASCII CHARACTER SET WHEN USING THE SHIFT KEY, AND ARE USED FOR LABELING CHANNELS IN THE TIMING DISPLAY.
3. THE SELF TEST KEY RESETS THE K101-D AND PERFORMS A MENU ORIENTED DIAGNOSTIC CHECK.

KEYBOARD
DETAILED DESCRIPTION

DISPLAY KEY SECTION

- A. PRESS "A" - THIS KEY ALLOWS THE USER TO EXAMINE THE CONTENTS OF THE DISPLAY MEMORY.
- B. PRESS "B" - THIS KEY ALLOWS THE USER TO EXAMINE THE CONTENTS OF THE REFERENCE MEMORY.
1. THE "EDIT" KEY MAY BE USED TO ALTER THE CONTENTS OF B MEMORY.
- C. PRESS "COMPARE A/B" - THIS KEY ALLOWS THE USER TO AUTOMATICALLY COMPARE THE CONTENTS OF A AND B MEMORY.
1. COMPARISON RESULTS WILL APPEAR AT THE BOTTEM OF THE CRT WITH RESULTS SUCH AS:

TOTAL $\neq$ = 20 FIRST $\neq$ = $\emptyset$ LAST $\neq$ = 450
- D. PRESS "SEARCH ON/OFF" - THE USER MUST FIRST ENTER THE DATA FORMAT (SPECIFY SECTION) AND ENTER THE WORD TO BE SEARCHED FOR.
1. ONCE THE SEARCH WORD IS ENTERED A SEARCH CAN THEN BE CONDUCTED.
 2. COMPARISON RESULTS WILL APPEAR AT THE BOTTOM OF THE CRT WITH RESULTS SUCH AS:

TOTAL * = 1 FIRST * = 350 LAST * = 350
- E. PRESS "GRAPH" - IN THE GRAPH MODE, THE K101-D PLOTS 48 CHANNEL MAGNITUDE (VERTICAL AXIS) VERSUS TIME OR MEMORY CELLS ON THE HORIZONTAL AXIS.
1. HORIZONTAL EXPANSION BY PRESSING THE APPROPRIATE KEYS (H X 1, H X 3, H X 6, H X 12).

1. VERTICAL EXPANSION BY PRESSING "EDIT", AND THEN ENTERING THE UPPER DATA LIMIT. THEN PRESS "GRAPH".
- F. PRESS "A-B" - THIS KEY SIMPLY TRANSFERS THE CONTENTS OF A MEMORY TO B MEMORY.
- G. PRESS "DATA" - THIS KEY ALLOWS THE USER TO VIEW THE RECORDED DATA IN WHICHEVER RADIX CHOSEN.
- H. PRESS "TIMING" - THIS KEY DISPLAYS AN ACTUAL TIMING CHART OF THE RECORDED DATA.
1. EACH TIMING TRAIN MAY BE LABELED BY PRESSING THE EDIT KEY, MOVING THE CURSOR, AND USING ANY OF THE ASCII CHARACTERS AND NUMBERS.
 2. VERTICAL EXPANSION / V24, V12, V6.
 3. HORIZONTAL EXPANSION / H X 1, H X 3, ETC.
 4. SINCE ONLY 24 LINES OF TIMING CAN BE DISPLAYED AT ONE TIME THE PAGE ↑ OR PAGE ↓ CAN BE USED TO VIEW THE OTHER CHANNELS.

SPECIFY KEY SECTION

- A. PRESS "INTERFACE" - THIS DISPLAY FIELD ALLOWS THE USER COMPLETE MANIPULATION OF THE GPIB AND RS232 INTERFACE PARAMETERS. THE TIME AND DATE OF THE REAL TIME CLOCK CAN ALSO BE SET.

1. GPIB ENTRY POSSIBILITIES:

LISTEN ONLY	CR/LF	DATA SELECT
ADDRESS =	CR/LF + EOI	TIME SELECT
TALK ONLY	CR	COMMAND = ?
	CR + EOI	

2. RS232 ENTRY POSSIBILITIES:

BAUD RATE =	110	1200	9600
	150	1800	
	300	2400	
	600	4800	

STOP BITS = 1
2

PARITY = ODD
EVEN
NONE

WORD LENGTH = 7 BITS
8 BITS

PROTOCOL = NAK/ACK
CTS/RTS

COMMAND = ?

- B. PRESS "CLOCK SELECT" - THE USER NOW HAS THE CHOICE OF SIX MENU SCREENS TO SET UP THE CORRECT CLOCKING ARRANGEMENT FOR A PARTICULAR PROBLEM. THE "NEXT" KEY CAN NOW BE USED TO STEP THROUGH THE VARIOUS CLOCK MENUS.

1. ENTRY POSSIBILITIES:

CLOCK MENUS

INTERNAL
EXTERNAL SINGLE-PHASED
EXTERNAL MULTI-PHASED
MIXED SINGLE-PHASED
MIXED MULTI-PHASED
INTERNAL EXTENDED

INTERNAL CLOCK RANGE

0010 NANOSECONDS TO 1,000 MICROSECONDS

CLOCKS

	<u>CLOCK</u>	<u>ENABLE</u>
A SECTION	J,K	R,S
B SECTION	J,K	R,S
C SECTION	J,K	R,S

INTERNAL A, B, OR C SECTIONS

MASTER CLOCK: CLOCKS INPUT DATA INTO MAIN MEMORY.

C. PRESS "INPUT MODE" - THIS MENU DISPLAY IS USED TO PROGRAM CHANNEL OPERATING MODE.

1. ENTRY POSSIBILITIES:

INPUT MODES

SAMPLE
GLITCH
LATCH
DEMUX (XF - X8 ONLY)

THRESHOLDS

TTL
ECL
VAR A ± 9.99 V
VAR B ± 9.99 V
(ASSIGNABLE BY PROBE)

ARMING

MANUAL
AUTO
AUTO STOP IF A=B
AUTO STOP IF A<B
AUTO STOP IF A=B WITHIN LIMITS
AUTO STOP IF A>B WITHIN LIMITS

D. PRESS "TRACE CONTROL" - SIXTEEN SEPARATE SELECTIVE TRACE-CONTROL LEVELS ARE NOW AVAILABLE, EACH WITH ITS OWN MENU SCREEN TO SIMPLIFY THE USER'S SPECIFICATION TASK (0 - F). EACH LEVEL HAS FOUR CONDITIONAL COMMANDS — STOP, JUMP, ADVANCE, AND SELECTIVE TRACE. THE EXECUTION OF EACH COMMAND WITHIN A CONTROL LEVEL CAN BE MADE CONDITIONAL TO A UNIQUELY DEFINED 48-BIT DATA PATTERN AND DELAY COUNT.

INSTEAD OF SIMPLY FINDING A SPECIFIC SPOT IN A PROGRAM FOR RECORDING, THE K101-D ACTUALLY FOLLOWS THE PROGRAM FLOW. THE INSTRUMENT TRACES THROUGH COMPLEX DATA PATHS, RECORDING NOT JUST ONE, BUT MANY PRECISELY DEFINED PORTIONS OF THE PROGRAM FLOW ALONG THE WAY.

1. ENTRY POSSIBILITIES:

LEVEL

16 LEVELS (0 - F)

DELAY

SPECIFIED EITHER IN DECIMAL OR HEX.

COUNTED AS EITHER OCCURENCES OF MASTER CLOCK CYCLES OR OF THAT LEVEL'S ADVANCE PATTERN.

END LEVEL

(0-F)

STOP CONDITIONS

STOP IF DATA = S AND SAMPLE COUNT > DELAY
STOP IF DATA = S AND SAMPLE COUNT < DELAY
STOP IF DATA = S AND SAMPLE COUNT = DELAY
STOP IF DATA = S AND SAMPLE COUNT >= DELAY
STOP IF DATA = S AND SAMPLE COUNT <= DELAY
STOP IF DATA = S AND SAMPLE COUNT <> DELAY
STOP IF DATA = S
STOP ALWAYS
STOP NEVER

STOP PATTERN

S = XXXX XXXX XXXX XXXX

JUMP TO 0 NEVER

J = XXXX XXXX XXXX XXXX

ADVANCE NEVER

A = XXXX XXXX XXXX XXXX

TRACE ALWAYS

T = XXXX XXXX XXXX XXXX

- E. PRESS "LOGIC POLARITY" - THIS KEY SIMPLY ALLOWS THE USER TO SPECIFY NEGATIVE OR POSITIVE CONVENTION LOGIC ON ANY OF THE 48 DATA CHANNELS.

1. ENTRY POSSIBILITIES:

POLARITY

ASSIGNABLE BY CHANNEL FOR ALL 48 INPUTS.

- F. PRESS "DATA FORMAT" - THE DATA FORMAT MENU IS USED TO ARRANGE THE CHANNELS OF THE LOGIC ANALYZER TO SUIT THE NEEDS OF THE USER.

AQUIRE KEY SECTION

- A. PRESS "ARM" - THIS KEY IS USED TO INITIATE A RECORDING WITH THE K101-D.
- B. PRESS "ADVANCE" - THIS KEY CAN BE USED TO AUTOMATICALLY ADVANCE THE TRACE CONTROL LEVEL DURING A RECORDING.
- C. PRESS "M→A" - THIS KEY CAN BE USED TO TRANSFER THE CONTENTS OF HIGH SPEED MEMORY TO DISPLAY MEMORY IN THE CASE OF EXTERNAL CLOCK LOSS.
- D. PRESS "STOP" - THIS KEY WILL STOP A RECORDING IN PROGRESS.

GPIB SECTION KEYS

A. THESE KEYS ARE USED IN CONJUNCTION WITH THE INTERFACE MENU.

1. SERVICE - THIS KEY SIMPLY PUTS A SERVICE REQUEST ONTO THE GPIB BUS (SRQ).
2. GO TO LOCAL - THIS KEY IS USED TO RETURN THE K101-D TO CONTROL OF THE LOCAL USER.

SELF TEST KEY

A. THIS KEY IS USED TO ACCESS AN EXTENSIVE SERIES OF TESTS TO CHECK SYSTEM CONFIDENCE. (SHIFT KEY MUST BE USED TO ACCESS SELF TEST MODE)

GENERAL KEYS

A. THE REMAINING KEYS WHICH ARE NOT DESIGNATED IN ANY CERTAIN SECTION ARE USED IN CONJUNCTION WITH VARIOUS DEDICATED KEYS.

1. "SAVE" - ALLOWS THE USER TO STORE A CERTAIN SET OF PARAMETERS IN THE CMOS RAM CIRCUIT.
2. "RECALL" - USED TO RECALL THE SAVED PARAMETERS.
3. " SHIFT / RECALL" - RESTORES THE DISPLAY MENU TO IT'S ORIGINAL FORMAT.
4. "EDIT" - USED IN CONJUNCTION WITH "B" MEMORY. DATA DISPLAY EDITING IS ACCOMPLISHED.

K101-D LOGIC ANALYZER



K101-D FRONT PANEL

SYSTEM
BLOCK DIAGRAM
K101-D LOGIC
ANALYZER

BLOCK DIAGRAM

BIOMATION'S MODEL K101/102-D LOGIC ANALYZER IS AN EXTREMELY POWERFUL AND INNOVATIVE INSTRUMENT DESIGNED ESSENTIALLY AS TWO DIFFERENT, BUT INTERACTIVE DEVICES; A POWERFUL MICRO-COMPUTER (8086 BASED), AND SOPHISTICATED LOGIC ANALYZER.

HUMAN INTERFACE WITH THE FRONT PANEL KEYBOARD OR VIA THE GPIB, ALLOWS THE MICROCOMPUTER TO COMPLETELY CONTROL ALL RECORDING PROCESSES.

A. PROBES

1. THE INPUT PROBES ARE DIVIDED INTO THREE SECTIONS (SECTION A, SECTION B, AND SECTION C)
2. EACH SECTION CONTAINS 2 GROUPS OF 10 INPUTS EACH.
3. 60 TOTAL INPUTS TO THE K101-D.
 - 48 DATA INPUTS
 - 12 CLOCK INPUTS
4. ONE INPUT SECTION CONTAINS THE FOLLOWING:

K101-D ACTIVE PROBE									
SECTION A									
CLK									
A	A	A	A	A	A	A	A	A	A
J	K	F	E	D	C	B	A	9	8
°	°	°	°	°	°	°	°	°	°

K101-D ACTIVE PROBE									
SECTION A									
EN									
A	A	A	A	A	A	A	A	A	A
R	S	7	6	5	4	3	2	1	0
°	°	°	°	°	°	°	°	°	°

5. INPUT IMPEDANCE IS $1M\Omega$, 15pF, OVER A RANGE OF ± 10 V.
6. THRESHOLDS ARE ASSIGNABLE FOR EACH 10 INPUT PROBE ASSEMBLY.
 - TTL (+1.40 V)
 - ECL (-1.30 V)
 - VAR A, VAR B (+9.98 V IN 10 mV STEPS)

B. THRESHOLD BOARD

1. VARIABLE A & B DAC
2. TTL & ECL REFERENCES
3. THRESHOLD MULTIPLEXER
4. GPIB INTERFACE
5. A TO D CONVERTER
6. INTERVAL TIMER
7. RS232 AND RS449 USARTS
8. DVM INPUT BUFFER
9. MPU INTERFACE

C. HIGH SPEED DATA BOARD

1. DATA INPUT BUFFERS
2. GLITCH DETECTION LOGIC
3. DATA LATCHES
4. SAMPLE REGISTERS
5. DATA PIPELINE
6. RECORD (HIGH SPEED) MEMORY
7. MEMORY CONTROL LOGIC
8. MPU INTERFACE

D. CLOCK BOARD

1. INTERNAL CLOCK GENERATION
2. EXTERNAL CLOCK DECODING
3. CLOCK DISTRIBUTION
4. "AND" / "OR" CLOCK SELECTION
5. LEVEL MEMORY
6. MPU INTERFACE

E. CONTROL BOARD

1. WORD RECOGNITION CIRCUITS
2. WORD SELECTION CIRCUITS
3. LEVEL SWITCHING CIRCUITS
4. DELAY COUNTER
5. RECORD CONTROL LOGIC
6. MPU INTERFACE

F. MPU BOARD

1. 8086 MICROPROCESSOR
2. ADDRESS REGISTERS AND DATA TRANSCEIVERS
3. 128 K BYTES OF DYNAMIC RAM
4. 128 K BYTES OF ROM
5. MEMORY CONTROLLER
6. I/O DECODING

G. DISPLAY BOARD

1. CRT CONTROLLER
2. HORIZONTAL AND VERTICAL DEFLECTION
3. HORIZONTAL AND VERTICAL TIMING
4. HIGH VOLTAGE GENERATION
5. KEYBOARD AND FRONT PANEL INTERFACE
6. INTERRUPT PROCESSOR
7. CMOS RAM SAVE CIRCUIT
8. REAL TIME CLOCK
9. BEEPER CIRCUIT


K101/102-D THEORY
OF
OPERATION

PROBE
THEORY OF OPERATION

REFERENCE SCHEMATIC # 0114-0251

DESIGNED AROUND A CUSTOM THICK-FILM HYBRID INTEGRATED CIRCUIT, THE DIGITAL PROBES OF THE K101/102-D LOGIC ANALYZER ARE ESSENTIALLY ZERO-CROSSING CIRCUITS DUPLICATED FIVE TIMES ON EACH CIRCUIT.

- A. ALL INPUTS ARE "FETs" WITH A $1\text{-M}\Omega$, 10-pF INPUT IMPEDANCE TO ENSURE MINIMUM LOADING AND DISTORTION OF THE SIGNALS UNDER TEST. (SD5001 AT LOCATION Q1)
- B. GLITCHES AS NARROW AS 5 NS (ASYNCHRONOUS NOISE SPIKES) CAN BE CAPTURED ON ALL INPUTS.
- C. GROUND ISOLATION IS PROVIDED ON EACH INPUT FOR PROTECTION FROM THE ACCIDENTAL CONNECTION OF THE GROUND LEAD TO SIGNALS OVER A ± 15 VDC RANGE.
- D. OVERVOLTAGE PROTECTION IS ANOTHER PROVISION ON ALL INPUTS, AS ILLUSTRATED BY THE CROSSED DIODES (CR1 & CR2) AND TUNED SPARK GAP.
 - 1. THE DIODES PROTECT UP TO ABOUT 500 VDC OVER THE ENTIRE FREQUENCY RANGE.
 - 2. THE SPARK GAPS FUNCTION AT VOLTAGES ABOVE 500 V TO PROTECT THE PROBE INPUTS FROM STATIC CHARGES AS HIGH AS 5 kV DC.
- E. TWO IDENTICAL HYBRIDS ARE MOUNTED BACK-TO-BACK ON A SMALL PRINTED-CIRCUIT BOARD WITHIN EACH POD TO ELIMINATE SKEW BY MAINTAINING A CONSTANT PROBING-DISTANCE FOR ALL INPUTS.
- F. TWO CLOCK INPUTS AND EIGHT DATA INPUTS ARE CONTAINED IN EACH PROBE POD.



K500 PROBE HYBRID
PART NUMBER 0950-0121



4

3

2

1

SOLDER SIDE



COMPONENT SIDE

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	A	—		MB		
	B		PILOT REL PER ERN #0102	JRP	ED	
	C	1573	REVISED PER ECO	MB	ED	3/21/81
	D	1773	REVISED PER ECO	JRP	DL	7/17/81
	E	2126	REVISED PER ECO	JRP	ED	10-9-81
	E	—	PROD REL PER ERN #0207	WS	ED	1/20/82
	F	2641	REV'D PER ECO	JRP	HS	8/11/82

WIRING INSTRUCTIONS		
	CABLE	TO BOARD
TW PR	GRN (30 GA)	16
	LT BRN (30 GA)	17
TW PR	YEL (30 GA)	18
	LT BRN (30 GA)	19
TW PR	ORG (30 GA)	20
	LT BRN (30 GA)	21
TW PR	RED (30 GA)	23
	LT BRN (30 GA)	24
TW PR	BRN (30 GA)	25
	LT BRN (30 GA)	26
TW PR	BLK (24 GA)	7/22/28
	RED (24 GA)	1
TW PR	BLUE (30 GA)	4
	LT BRN (30 GA)	3
TW PR	VIO (30 GA)	6
	LT BRN (30 GA)	5
TW PR	GRAY (30 GA)	9
	LT BRN (30 GA)	8
TW PR	WHT (30 GA)	11
	LT BRN (30 GA)	10
TW PR	BLK (30 GA)	13
	LT BRN (30 GA)	12
TW PR	YEL (24 GA)	27
	BLUE (24 GA)	15
TW PR	SHIELD	14

50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION / SPECIFICATION	ITEM
DO NOT SCALE DRAWING					DRAWN	DATE	1	
REMOVE ALL BURRS AND SHARP EDGES					CHECKED	DATE	2	
DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT SURFACE ROUGHNESS					PROJ. ENG.	DATE	3	
TOLERANCE					MANUFACTURING	DATE	4	
DIMENSIONAL: X .1 ANGLES .059 .003					QUALITY ASSUR	DATE	5	
XX .020 - 1" 600 999 .004								
XXX .010 1 000 1 499 .005								
DASH NO.	NUMBER	QTY	ENG. SERV.	DATE				
GOULD  biomation								
TITLE								
PROBE PWB ASSY								
SCALE					SIZE	PART NUMBER	REV	
2/1					C	0114-0240	F	
CODE					K101	SHEET 1 OF 2		

DWG. NO. 0114-0240

SH / REV

MAY 31 1983


4

3

2

1

SCHEMATIC

P00
PWB25 PIN
"D"
CONN

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION		DWN	CHKD DATE

D

C

DWG. NO.

0114-0240

SH

2

REV

F

A

-50 -40 -30 -20 -10		PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DO NOT SCALE DRAWING REMOVE ALL BLURS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT. SURFACE ROUGHNESS		DRAWN 11/1/84	DATE 11/1/84	GOULD  biomation	
TOLERANCE DIMENSIONAL: X - .1 XX - .020 XXX - .010		CHECKED EDG	PROJ. ENG. 1/7/84	TITLE PROBE PWB ASSY	
HOLE SIZE X - .059 XX - .060 XXX - .063		MANUFACTURING	QUALITY ASSUR.	SCALE C	SIZE 0114-0240
DASH NO.	NUMBER NEXT ASSEMBLY	ENG. SERV.	DATE	CODE K101	REV F
				SHEET 2 OF 2	

4

3

2

1



REVISIONS					DWN	CHKD	DATE
ZONE	REV	ECO#	DESCRIPTION				
	A		PROTOTYPE				
	B		PILOT REL PER ERN 116		SW	SW	7-15-82
	C	2578	REVISED PER ECO NO		SW	SW	7-15-82
	D	2590	REVISED PER ECO NO		SW	SW	7-15-82

APR 11 1983

DEFENSE PRINT

HYTEK P/N
A-1003-16

HYTEK P/N
A-1003-4




-50		-40		-30		-20		-10		0		10		20		30		40		50		60		70		80		90		100	
PART NUMBER										PART NAME										DESCRIPTION/SPECIFICATION										ITEM	
DRAWN L. PERGINS										DATE 1/21/81										TITLE ASSEMBLY- KID1 PROBE HYBRID										REV D	
CHECKED J. H.										DATE 3-17-8										SCALE 5:1										SIZE C	
TOLERANCE										MANUFACTURING										PART NUMBER 014-0250										SHEET 1 OF 1	
DIMENSIONAL X .1 Y .020 Z .010										HOLE SIZE 0.599 - .003 600.999 - .004 1.000 - 1.499										CODE A101											
DASH NO.										NUMBER 014-0240										QTY 2											
ENG. SERV.										DATE										QUALITY ASSUR											

DWG. NO.		REV	REV
0114-0251		1	REV
REVISIONS			
ZONE	REV	ECO#	DESCRIPTION
4			
B			added R19 and C6
C			changed R1 and R13 (see note B)
			renumbered resistors and capacitors
			PILOT REL PER ERM 110
D			REVISED PER ECO NO. 2578
E			REVISED PER ECO NO.


REFERENCE PRINT

APR 11 1983


- NOTES**
1. ALL RESISTORS ARE $\pm 5\%$ AND CAPACITORS $\pm 20\%$ UNLESS OTHERWISE SPECIFIED.
 2. R9 IS TYPED TO NULL OFFSET VOLTAGE (SEE NOTE B).
 3. C1 SHOULD BE DETERMINED DURING PROTOTYPE EVALUATION TO COMPENSATE THE EFFECTIVE CAPACITANCE OF THE INPUT LODGE TO MEET THE SPECIFICATION IN NOTE B (NOM. 13, 20% OVERSHOOT).
 4. PADS TO BE P4 Ag.
 5. OPERATING TEMP. RANGE 0°C TO 70°C .
 6. TEST CIRCUIT SHOWN ON SHT C SHOULD BE USED TO MEASURE OFFSET VOLTAGE.
 7. ELECTRICAL SPECIFICATIONS: AT $T_A = 25^{\circ}\text{C}$, $V_{EE} = -5.2\text{V} \pm 1\%$
COMMON MODE REJECTION: $40\text{dB MIN.} (\pm .5\text{V})$
OFFSET VOLTAGE: $\pm 10\text{MV MAX. (MEASURED AT INPUT)}$
PROPAGATION DELAY: $9.0\text{ SEC. MAX. (FROM INPUT TO OUT OR OUT)}$
TRANSITION TIMES, 20% TO 80%: $3.5\text{ SEC MAX. (OUT 1 OUT)}$
INPUT COMPENSATION: $\pm 15\%$ MIN. TO $\pm 25\%$ MAX.
 8. COVER SHALL BE THE SIZE TO PROTECT BONDING WIRES AND ACTIVE CIRCUIT COMPONENTS AND SHALL PRECLUDE DAMAGE TO UNIT DURING TEST AND ASSEMBLY.
 9. MARK WITH PART NO. 0114-0251 AND REV. LEVEL ON BACKSIDE.
 10. MARK REV LEVEL ON FRONT OF PART.



REVISIONS				DWN	CHAD	DATE
ZONE	REV	ECO#	DESCRIPTION			
-	A	-	REL. W/AL. F/W. # 277		10/1	...
	B	2748	REVISED PER ECO	M.W.	10/1	5/11
	C	3625	REVISED PER ECO	M.W.	10/1	4/10





- NOTES:
- 1 ADD CAPACITOR TO CABLE BEFORE ADDING CONNECTOR.
 - 2 CUT CABLE AT 22" CUT OFF INSULATION AND SHIELD AT 2" FROM END STRIP AND TIN .15 OFF ALL WIRES. ADD SHRINK TUBING (ITEM 8) ON EACH WIRE THEN SOLDER TO PIN, REF DETAIL A.
 - 3 CUT HOSE (ITEM 5) .75 LONG AND INSERT IT ON CABLE ITEM 1 PRIOR TO SOLDER OF (ITEM 4).
 - 4 ROUTE (ITEM 6) THRU CONTACTS AS SHOWN ON SHEET 2 AND ADD (ITEM 7) AND SOLDER.
 - 5 SET SCREWS SHOWN ARE SUPPLIED WITH (ITEM 4).
 - 6 ADD SHRINK TUBING (ITEM 7) TO LOOSE END OF RED WIRE (+5V), SHEET 2 OF 2 TO ELIMINATE CONTACT WITH SHIELD.



REFERENCE PRINT
APR 29 1983

-50		-40		-30		-20		-10		PART NUMBER		PART NAME		DESCRIPTION/SPECIFICATION		ITEM	
DO NOT SCALE DRAWING										DRAWN		DATE		GOULD biomotion			
REMOVE ALL MARKS AND SHARP EDGES. DIMENSIONS ARE IN INCHES. DIMENSIONS OVER .001 INCHES MUST BE TOLERANCE. DIMENSIONS UNDER .001 INCHES MUST BE TOLERANCE. DIMENSIONS UNDER .001 INCHES MUST BE TOLERANCE.										CHECKED				TITLE			
TOLERANCE										PROJ ENG				CABLE ASSEMBLY - K101D			
DIMENSIONAL										MANUFACTURING				STARTER FOR K100 PROBES			
DASH NO										NUMBER		QTY		SCALE		SIZE	
NEXT ASSEMBLY										ENG SERV		DATE		QUALITY ASSUR		PART NUMBER	
														D		0114-0249	
														CODE		SHEET 1 OF 2	

ZONE		REV	ECO#	DESCRIPTION	DATE	CHKD	DATE
A				PILOT REL DES ESN*011	22	SL	
B				REVISED REL ESN*	22	SL	
C				REVISED REL ESN*	22	SL	
D	3602			REVISED REL ESN*	22	SL	1/1/83



ECO PENDING
No. 3820
DATE MAY 31 1983











50		40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
GOULD biomotion						INPUT BD.	ASSY 0114-0225		
SCALE 2:1						DATE	1/1/83		
CHECKED						PROJ. ENG.			
MANUFACTURING						QUALITY ASSUR.			
DATE						NO.	1		
NUMBER						QTY	1		
ENG SERV						DATE			
SCALE						SIZE	D		
PART NUMBER						0114-0225			
CODE						1/1/83			

[illegible]

ASSEMBLY TIME	COMPONENT
	NG

APR 14 1983

DATE					REV		DESCRIPTION		DATE		DWN		CKD		APPO	
6-30-81					A		PILOT REL PER EN		6-30-81		5-2		2-2		1-1-82	
7-20-81					B		REVISED PER ECO # 2225		7-19-81		5-2		2-2		1-1-82	
					C		REVISED PER ECO # 3503A		7-22-81		5-2		2-2		1-1-82	
					D		REVISED PER ECO # 3602		7-22-81		5-2		2-2		1-1-82	



REFERENCE PRINT
APR 14 1983

10		20		10		PART NUMBER		PART NAME		DESCRIPTION OF PART		1	
DO NOT SCALE DRAWING						DRAWN		GOULD  biomation TITLE SCHEMATIC, INPUT BD					
REW. IN FILE B BY AN. (SHEET CHECK) DIMENSIONS ARE IN POUNDS AND INCHES (FOR ADDITIONAL INCH PARTS, 1/2 INCH) 1/2 INCH (PARTS)						CHECKED D. J. JORDAN PROJ. ENG.							
TOLERANCE						MANUFACTURING		SCALE		SIZE		PART NUMBER	
DIMENSIONS: .0005 ANGLES: .0005 ALL DIM. .0005 ALL DIM. .0005						QUALITY ASSUR		D		0114-0226		PART L	
DASH NO.		NUMBER		QTY.		ENG. SERV.		DATE		CODE		SHEET OF	
10		0114-0226		1		NEXT ASSEMBLY							

DATA DISPLAY BOARD
THEORY OF OPERATION

REFERENCE SCHEMATIC # 0114-0191

- A. CRT CONTROLLER- (SHEET 3 OF SCHEMATIC)- THE DESIRED CRT DISPLAY PATTERN IS COMPUTED BY THE MICROPROCESSOR AND STORED IN THE RAM AS A COMPLETE DOT MAP; EVERY DOT LOCATION OF THE CRT IS REPRESENTED BY A BIT IN THE RAM ("1" = WHITE, "0" = BLACK).
- B. TYPICAL PROCEDURE:
1. THE CRT DISPLAY ADDRESSES ARE ALL SET TO ZERO (BLANKING THE CRT).
 2. THE MICROPROCESSOR CONVERTS EACH DISPLAYED CHARACTER INTO A PATTERN OF "1's" AND "0's" AND STORES THEM IN THE PROPER LOCATIONS IN RAM.
 3. THE CRT CONTROLLER CONTINUOUSLY CYCLES THROUGH THE RAM AND TRANSLATES THE INFORMATION TO THE CRT. A 16 BIT WORD IS READ FROM THE RAM EVERY 2 μ s AND CONVERTED INTO A STRING OF 16 DOTS ON THE CRT.
- C. THE CRT CONTROLLER GENERATES A STANDARD RASTER SCAN DISPLAY FORMAT WITH DATA BEING PRESENTED AS A SERIES OF HORIZONTALLY SCANNED LINES.
1. EACH LINE STARTS AT THE LEFT AND GOES TO THE RIGHT.
 2. FIRST LINE IS AT THE TOP AND THE LAST IS AT THE BOTTOM.
 3. STANDARD SYNC AND BLANKING SIGNALS ARE GENERATED.
- D. HORIZONTAL TIMING- EACH HORIZONTAL SCAN LINE IS 64 μ s LONG AND PRESENTS 52 μ s OF VIDEO WITH 12 μ s BLANKED AND A 6 ns SYNC PULSE DURING THE BLANK TIME.
1. THE HORIZONTAL COUNTER (LS161 LOCATION 9A AND 10A) RUNS CONTINUOUSLY AT A 500 KHZ RATE GENERATING THE FIVE ADDRESS LINES FOR THE HORIZONTAL ROM (10B)

2. THE HORIZONTAL ROM (10B) DECODES THE ADDRESS TO PRODUCE THE BLANKING, SYNC, AND TOP COUNT (END OF LINE) PULSES. (74LS175 LOCATION 9B)
 3. HORIZONTAL BLANKING INTERVAL OCCURS FOR THE FIRST 12 μ s AFTER THE COUNTER ROLLS OVER, STATES 0 THROUGH 5 (9B PIN 7).
 4. THE SYNC PULSE (9B-3) STARTS 2 μ s AFTER THE BLANKING AND LASTS 6 μ s.
 5. IN ADDITION TO ADDRESSING THE ROM, THE FIFTH ADDRESS LINE IS USED BY THE HORIZONTAL DRIVE FOR THE DEFLECTION. (LOCATION 10C-10)
- E. VERTICAL TIMING - THE VERTICAL TIMING CYCLE STARTS WITH COUNTERS PRESET TO 7200 (HEX).
1. AFTER COUNTING 290 LINES THE HORIZONTAL AND VERTICAL PROMS DECODE TOP COUNT AND RESET THE COUNTER TO 7200 (HEX).
 2. SIMULTANEOUS WITH VERTICAL TOP COUNT, THE VERTICAL PROM GENERATES "PRESET ADDRESS COUNTER" WHICH SYNCHRONIZES THE TRACKING ADDRESS COUNTER ON THE MPU BOARD.
 3. VERTICAL SYNC PULSE IS DECODED TO OCCUR AT LINE 35 (HEX).
 4. THE K101-D OPERATES AT A 50 HZ SCAN RATE AT ALL TIMES!
- F. HORIZONTAL DEFLECTION AND HIGH VOLTAGE - (SHEET 1 OF SCHEMATIC)
- THE HORIZONTAL DRIVE SIGNAL FROM THE CRT CONTROLLER SYNCHRONIZES THE HORIZONTAL SCANNING WITH THE RETRACE BLANKING BY CONTROLLING THE HORIZONTAL DRIVE TRANSISTOR (Q5).

1. THE HORIZONTAL DRIVE TRANSISTOR (Q5) SERVES TWO PURPOSES; IT PROVIDES ENERGY TO THE FLYBACK TRANSFORMER, AND IT DRAWS CURRENT FROM THE HORIZONTAL DEFLECTION COIL TO GENERATE THE SCAN FROM LEFT TO RIGHT.
2. THE FLYBACK TRANSFORMER (T2) PROVIDES THE ENERGY FOR THE RAPID RETRACE FROM RIGHT TO LEFT AND IT SERVES AS A DC TO DC CONVERTER FOR GENERATING THE OPERATING VOLTAGES FOR THE CRT.

VOLTAGES SUPPLIED TO THE CRT:

+10 KV	CRT ANODE
+200 V	FOCUS
+30 V	CATHODE
-40 V	CRT GRID

3. FOCUS ADJUSTMENT (R29) AND BRIGHTNESS ADJUSTMENT (R32) ARE LOCATED ON THIS BOARD.
 4. HORIZONTAL WIDTH (L1) AND LINEARITY (L2) ARE ALSO PRESENT.
- G. VERTICAL DEFLECTION- (SHEET 2 OF SCHEMATIC)- THE VERTICAL PROCESSOR GENERATES AND SYNCHRONIZES THE VERTICAL SCANNING.
1. THE VERTICAL PROCESSOR DRIVES THE VERTICAL DEFLECTION DEFLECTION COIL DIRECTLY, AND SENSES THE CURRENT THROUGH THE COIL THROUGH A SENSE RESISTOR.
 2. THE TDA 1270 PROCESSOR (11B) CONTAINS AN OSCILLATOR THAT IS SYNCHRONIZED TO THE VERTICAL SYNC PULSE, AN ADJUSTABLE CONSTANT CURRENT SOURCE RAMP GENERATOR, AN EMITTER FOLLOWER AND A POWER AMPLIFIER TO DRIVE THE COIL.
 3. THE VERTICAL PROCESSOR CIRCUITRY ALLOWS ADJUSTMENT OF VERTICAL HOLD (R21), VERTICAL HEIGHT (R20), AND VERTICAL LINEARITY (R47).

- H. VIDEO - CONTROLLING THE BRIGHTNESS ON THE CRT IS DONE BY COMBINING THE DIGITAL DATA WITH THE HORIZONTAL AND VERTICAL BLANKING SIGNALS AND SWITCHING THE CATHODE VOLTAGE BETWEEN 0V (WHITE) AND +30 V (BLACK).
1. TO PROVIDE A SHARPER DISPLAY PRESENTATION THE VIDEO IS MODULATED BY AN 8 MHZ CLOCK SIGNAL.
 2. A COMPOSITE VIDEO SIGNAL IS ALSO GENERATED AND IS AVAILABLE AT THE REAR PANEL FOR USE WITH ANOTHER VIDEO MONITOR.
- I. KEYBOARD AND FRONT PANEL INTERFACE - (SHEET 4) - THE KEYBOARD AND THE FRONT PANEL ARE ADDRESSED BY THE MICRO-PROCESSOR AT THE SAME TIME.
1. THE INTERFACE CIRCUITRY DECODES EIGHT ADDRESSES OUT OF THE I/O MAP.
 2. EACH ROW IS READ AS A BYTE AT A 60 HZ RATE (OR 50 HZ DEPENDING ON THE VERTICAL RATE SELECTED), ANY KEY CONTACT THAT IS CLOSED WILL BE STORED AS A ZERO WITHIN THAT BYTE.
 3. EACH BIT OF THE BYTE CORRESPONDS TO A COLUMN ON THE KEYBOARD.
- J. INTERRUPT PROCESSOR - (SHEET 4) - THE INTERRUPT STRUCTURE OF THE K101-D HAS BEEN DESIGNED TO HANDLE UP TO EIGHT LEVELS OF INTERRUPTS USING A 8295A INTERRUPT PROCESSOR (IC 2E). (CURRENTLY ONLY 6 LEVELS ARE REQUIRED)
- INTERRUPT LEVELS ARE AS FOLLOWS:

LEVEL	ASSIGNMENT
7	-----
6	1 SECOND (TIME OF DAY CLOCK)
5	-----
4	TIMER #0
3	RS449 (USART #2)(RxRDY+TxRDY)
2	RS232 (USART #1)(RxRDY+TxRDY)
1	GPIB
0	50 HZ (CRT INTERRUPT)


- K. CMOS RAM SAVE CIRCUIT - (SHEET 5) - CIRCUITRY IS PROVIDED TO ALLOW THE OPERATOR TO STORE A COMPLETE SET OF RECORDING PARAMETERS FOR USE AFTER POWER DOWN. IF THE UNIT IS ACCIDENTALLY POWERED DOWN THE SAVE CIRCUIT WILL AUTOMATICALLY STORE THE PARAMETERS LAST DISPLAYED ON THE SCREEN.
1. A 2.9 V BATTERY PROVIDES POWER TO THE TWO CMOS RAMS (LOCATIONS 1B AND 3B) ONCE THE UNIT IS POWERED DOWN.
 2. DATA TO AND FROM THE 6116 RAMS IS OVER A BI-DIRECTIONAL DATA BUS VIA THE TWO BUFFERS AT 3C AND 4C.
- L. REAL TIME CLOCK - (SHEET 6) - THE HEART OF THE CLOCK CIRCUIT IS A MSM5832 MONOLITHIC, METAL GATE CMOS INTEGRATED CIRCUIT THAT FUNCTIONS AS A REAL TIME CLOCK.
- M. BEEPER CIRCUIT - (SHEET 4) - THIS CIRCUIT PROVIDES A LOW LEVEL BEEP WHEN IMPROPER KEYBOARD ENTRIES ARE ATTEMPTED.
1. BEEP LENGTH IS PROGRAMMABLE.

JUMPER	AS ETCHED	-20 K101/K102	-10/-30 K500/K105	DESCRIPTION
E1 TO E2	OUT		JUMPER FOR 50HZ ONLY	CRT SCAN RATE IN 50HZ OUT 60HZ
E3 TO E4	OUT			NOT USED
E5 TO E6	OUT			NOT USED
E7 TO E8	OUT		JUMPER	IN K500 HORIZ. SCAN OUT K101
E9 TO E10	OUT			A18
E11 TO E12	IN			A17
E13 TO E14	IN			A16
E15 TO E16	IN			A15
E17 TO E18	IN			A14
E19 TO E20	IN			A13
E21 TO E22	IN			A12
E23 TO E24	IN			A19
E25 TO E26	IN			A8 } K500 MEM MAPPED I/O
E27 TO E28	IN			A7 } ADDRESS DECODE
E29 TO E30	IN		CUT	IN SELECTS I/O MAPPED I/O (K101)
E30 TO E31	OUT		JUMPER	IN SELECTS MEM MAPPED I/O (K500)
E32 TO E33	IN		CUT	IN FOR K101
E33 TO E34	OUT		JUMPER	IN FOR K500

DATE	BY	CHKD	DATE

REWORK
DATE 1/80

50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION SPECIFICATION	REV
DIMENSIONS 1/16" 1/8" 3/16" 1/4" 3/8" 1/2" 5/8" 3/4" 1" 1 1/4" 1 1/2" 1 3/4" 2" 2 1/4" 2 1/2" 2 3/4" 3" 3 1/4" 3 1/2" 3 3/4" 4" 4 1/4" 4 1/2" 4 3/4" 5" 5 1/4" 5 1/2" 5 3/4" 6" 6 1/4" 6 1/2" 6 3/4" 7" 7 1/4" 7 1/2" 7 3/4" 8" 8 1/4" 8 1/2" 8 3/4" 9" 9 1/4" 9 1/2" 9 3/4" 10" 10 1/4" 10 1/2" 10 3/4" 11" 11 1/4" 11 1/2" 11 3/4" 12" 12 1/4" 12 1/2" 12 3/4" 13" 13 1/4" 13 1/2" 13 3/4" 14" 14 1/4" 14 1/2" 14 3/4" 15" 15 1/4" 15 1/2" 15 3/4" 16" 16 1/4" 16 1/2" 16 3/4" 17" 17 1/4" 17 1/2" 17 3/4" 18" 18 1/4" 18 1/2" 18 3/4" 19" 19 1/4" 19 1/2" 19 3/4" 20" 20 1/4" 20 1/2" 20 3/4" 21" 21 1/4" 21 1/2" 21 3/4" 22" 22 1/4" 22 1/2" 22 3/4" 23" 23 1/4" 23 1/2" 23 3/4" 24" 24 1/4" 24 1/2" 24 3/4" 25" 25 1/4" 25 1/2" 25 3/4" 26" 26 1/4" 26 1/2" 26 3/4" 27" 27 1/4" 27 1/2" 27 3/4" 28" 28 1/4" 28 1/2" 28 3/4" 29" 29 1/4" 29 1/2" 29 3/4" 30" 30 1/4" 30 1/2" 30 3/4" 31" 31 1/4" 31 1/2" 31 3/4" 32" 32 1/4" 32 1/2" 32 3/4" 33" 33 1/4" 33 1/2" 33 3/4" 34" 34 1/4" 34 1/2" 34 3/4" 35" 35 1/4" 35 1/2" 35 3/4" 36" 36 1/4" 36 1/2" 36 3/4" 37" 37 1/4" 37 1/2" 37 3/4" 38" 38 1/4" 38 1/2" 38 3/4" 39" 39 1/4" 39 1/2" 39 3/4" 40" 40 1/4" 40 1/2" 40 3/4" 41" 41 1/4" 41 1/2" 41 3/4" 42" 42 1/4" 42 1/2" 42 3/4" 43" 43 1/4" 43 1/2" 43 3/4" 44" 44 1/4" 44 1/2" 44 3/4" 45" 45 1/4" 45 1/2" 45 3/4" 46" 46 1/4" 46 1/2" 46 3/4" 47" 47 1/4" 47 1/2" 47 3/4" 48" 48 1/4" 48 1/2" 48 3/4" 49" 49 1/4" 49 1/2" 49 3/4" 50" 50 1/4" 50 1/2" 50 3/4" 51" 51 1/4" 51 1/2" 51 3/4" 52" 52 1/4" 52 1/2" 52 3/4" 53" 53 1/4" 53 1/2" 53 3/4" 54" 54 1/4" 54 1/2" 54 3/4" 55" 55 1/4" 55 1/2" 55 3/4" 56" 56 1/4" 56 1/2" 56 3/4" 57" 57 1/4" 57 1/2" 57 3/4" 58" 58 1/4" 58 1/2" 58 3/4" 59" 59 1/4" 59 1/2" 59 3/4" 60" 60 1/4" 60 1/2" 60 3/4" 61" 61 1/4" 61 1/2" 61 3/4" 62" 62 1/4" 62 1/2" 62 3/4" 63" 63 1/4" 63 1/2" 63 3/4" 64" 64 1/4" 64 1/2" 64 3/4" 65" 65 1/4" 65 1/2" 65 3/4" 66" 66 1/4" 66 1/2" 66 3/4" 67" 67 1/4" 67 1/2" 67 3/4" 68" 68 1/4" 68 1/2" 68 3/4" 69" 69 1/4" 69 1/2" 69 3/4" 70" 70 1/4" 70 1/2" 70 3/4" 71" 71 1/4" 71 1/2" 71 3/4" 72" 72 1/4" 72 1/2" 72 3/4" 73" 73 1/4" 73 1/2" 73 3/4" 74" 74 1/4" 74 1/2" 74 3/4" 75" 75 1/4" 75 1/2" 75 3/4" 76" 76 1/4" 76 1/2" 76 3/4" 77" 77 1/4" 77 1/2" 77 3/4" 78" 78 1/4" 78 1/2" 78 3/4" 79" 79 1/4" 79 1/2" 79 3/4" 80" 80 1/4" 80 1/2" 80 3/4" 81" 81 1/4" 81 1/2" 81 3/4" 82" 82 1/4" 82 1/2" 82 3/4" 83" 83 1/4" 83 1/2" 83 3/4" 84" 84 1/4" 84 1/2" 84 3/4" 85" 85 1/4" 85 1/2" 85 3/4" 86" 86 1/4" 86 1/2" 86 3/4" 87" 87 1/4" 87 1/2" 87 3/4" 88" 88 1/4" 88 1/2" 88 3/4" 89" 89 1/4" 89 1/2" 89 3/4" 90" 90 1/4" 90 1/2" 90 3/4" 91" 91 1/4" 91 1/2" 91 3/4" 92" 92 1/4" 92 1/2" 92 3/4" 93" 93 1/4" 93 1/2" 93 3/4" 94" 94 1/4" 94 1/2" 94 3/4" 95" 95 1/4" 95 1/2" 95 3/4" 96" 96 1/4" 96 1/2" 96 3/4" 97" 97 1/4" 97 1/2" 97 3/4" 98" 98 1/4" 98 1/2" 98 3/4" 99" 99 1/4" 99 1/2" 99 3/4" 100" 100 1/4" 100 1/2" 100 3/4" 101" 101 1/4" 101 1/2" 101 3/4" 102" 102 1/4" 102 1/2" 102 3/4" 103" 103 1/4" 103 1/2" 103 3/4" 104" 104 1/4" 104 1/2" 104 3/4" 105" 105 1/4" 105 1/2" 105 3/4" 106" 106 1/4" 106 1/2" 106 3/4" 107" 107 1/4" 107 1/2" 107 3/4" 108" 108 1/4" 108 1/2" 108 3/4" 109" 109 1/4" 109 1/2" 109 3/4" 110" 110 1/4" 110 1/2" 110 3/4" 111" 111 1/4" 111 1/2" 111 3/4" 112" 112 1/4" 112 1/2" 112 3/4" 113" 113 1/4" 113 1/2" 113 3/4" 114" 114 1/4" 114 1/2" 114 3/4" 115" 115 1/4" 115 1/2" 115 3/4" 116" 116 1/4" 116 1/2" 116 3/4" 117" 117 1/4" 117 1/2" 117 3/4" 118" 118 1/4" 118 1/2" 118 3/4" 119" 119 1/4" 119 1/2" 119 3/4" 120" 120 1/4" 120 1/2" 120 3/4" 121" 121 1/4" 121 1/2" 121 3/4" 122" 122 1/4" 122 1/2" 122 3/4" 123" 123 1/4" 123 1/2" 123 3/4" 124" 124 1/4" 124 1/2" 124 3/4" 125" 125 1/4" 125 1/2" 125 3/4" 126" 126 1/4" 126 1/2" 126 3/4" 127" 127 1/4" 127 1/2" 127 3/4" 128" 128 1/4" 128 1/2" 128 3/4" 129" 129 1/4" 129 1/2" 129 3/4" 130" 130 1/4" 130 1/2" 130 3/4" 131" 131 1/4" 131 1/2" 131 3/4" 132" 132 1/4" 132 1/2" 132 3/4" 133" 133 1/4" 133 1/2" 133 3/4" 134" 134 1/4" 134 1/2" 134 3/4" 135" 135 1/4" 135 1/2" 135 3/4" 136" 136 1/4" 136 1/2" 136 3/4" 137" 137 1/4" 137 1/2" 137 3/4" 138" 138 1/4" 138 1/2" 138 3/4" 139" 139 1/4" 139 1/2" 139 3/4" 140" 140 1/4" 140 1/2" 140 3/4" 141" 141 1/4" 141 1/2" 141 3/4" 142" 142 1/4" 142 1/2" 142 3/4" 143" 143 1/4" 143 1/2" 143 3/4" 144" 144 1/4" 144 1/2" 144 3/4" 145" 145 1/4" 145 1/2" 145 3/4" 146" 146 1/4" 146 1/2" 146 3/4" 147" 147 1/4" 147 1/2" 147 3/4" 148" 148 1/4" 148 1/2" 148 3/4" 149" 149 1/4" 149 1/2" 149 3/4" 150" 150 1/4" 150 1/2" 150 3/4" 151" 151 1/4" 151 1/2" 151 3/4" 152" 152 1/4" 152 1/2" 152 3/4" 153" 153 1/4" 153 1/2" 153 3/4" 154" 154 1/4" 154 1/2" 154 3/4" 155" 155 1/4" 155 1/2" 155 3/4" 156" 156 1/4" 156 1/2" 156 3/4" 157" 157 1/4" 157 1/2" 157 3/4" 158" 158 1/4" 158 1/2" 158 3/4" 159" 159 1/4" 159 1/2" 159 3/4" 160" 160 1/4" 160 1/2" 160 3/4" 161" 161 1/4" 161 1/2" 161 3/4" 162" 162 1/4" 162 1/2" 162 3/4" 163" 163 1/4" 163 1/2" 163 3/4" 164" 164 1/4" 164 1/2" 164 3/4" 165" 165 1/4" 165 1/2" 165 3/4" 166" 166 1/4" 166 1/2" 166 3/4" 167" 167 1/4" 167 1/2" 167 3/4" 168" 168 1/4" 168 1/2" 168 3/4" 169" 169 1/4" 169 1/2" 169 3/4" 170" 170 1/4" 170 1/2" 170 3/4" 171" 171 1/4" 171 1/2" 171 3/4" 172" 172 1/4" 172 1/2" 172 3/4" 173" 173 1/4" 173 1/2" 173 3/4" 174" 174 1/4" 174 1/2" 174 3/4" 175" 175 1/4" 175 1/2" 175 3/4" 176" 176 1/4" 176 1/2" 176 3/4" 177" 177 1/4" 177 1/2" 177 3/4" 178" 178 1/4" 178 1/2" 178 3/4" 179" 179 1/4" 179 1/2" 179 3/4" 180" 180 1/4" 180 1/2" 180 3/4" 181" 181 1/4" 181 1/2" 181 3/4" 182" 182 1/4" 182 1/2" 182 3/4" 183" 183 1/4" 183 1/2" 183 3/4" 184" 184 1/4" 184 1/2" 184 3/4" 185" 185 1/4" 185 1/2" 185 3/4" 186" 186 1/4" 186 1/2" 186 3/4" 187" 187 1/4" 187 1/2" 187 3/4" 188" 188 1/4" 188 1/2" 188 3/4" 189" 189 1/4" 189 1/2" 189 3/4" 190" 190 1/4" 190 1/2" 190 3/4" 191" 191 1/4" 191 1/2" 191 3/4" 192" 192 1/4" 192 1/2" 192 3/4" 193" 193 1/4" 193 1/2" 193 3/4" 194" 194 1/4" 194 1/2" 194 3/4" 195" 195 1/4" 195 1/2" 195 3/4" 196" 196 1/4" 196 1/2" 196 3/4" 197" 197 1/4" 197 1/2" 197 3/4" 198" 198 1/4" 198 1/2" 198 3/4" 199" 199 1/4" 199 1/2" 199 3/4" 200" 200 1/4" 200 1/2" 200 3/4" 201" 201 1/4" 201 1/2" 201 3/4" 202" 202 1/4" 202 1/2" 202 3/4" 203" 203 1/4" 203 1/2" 203 3/4" 204" 204 1/4" 204 1/2" 204 3/4" 205" 205 1/4" 205 1/2" 205 3/4" 206" 206 1/4" 206 1/2" 206 3/4" 207" 207 1/4" 207 1/2" 207 3/4" 208" 208 1/4" 208 1/2" 208 3/4" 209" 209 1/4" 209 1/2" 209 3/4" 210" 210 1/4" 210 1/2" 210 3/4" 211" 211 1/4" 211 1/2" 211 3/4" 212" 212 1/4" 212 1/2" 212 3/4" 213" 213 1/4" 213 1/2" 213 3/4" 214" 214 1/4" 214 1/2" 214 3/4" 215" 215 1/4" 215 1/2" 215 3/4" 216" 216 1/4" 216 1/2" 216 3/4" 217" 217 1/4" 217 1/2" 217 3/4" 218" 218 1/4" 218 1/2" 218 3/4" 219" 219 1/4" 219 1/2" 219 3/4" 220" 220 1/4" 220 1/2" 220 3/4" 221" 221 1/4" 221 1/2" 221 3/4" 222" 222 1/4" 222 1/2" 222 3/4" 223" 223 1/4" 223 1/2" 223 3/4" 224" 224 1/4" 224 1/2" 224 3/4" 225" 225 1/4" 225 1/2" 225 3/4" 226" 226 1/4" 226 1/2" 226 3/4" 227" 227 1/4" 227 1/2" 227 3/4" 228" 228 1/4" 228 1/2" 228 3/4" 229" 229 1/4" 229 1/2" 229 3/4" 230" 230 1/4" 230 1/2" 230 3/4" 231" 231 1/4" 231 1/2" 231 3/4" 232" 232 1/4" 232 1/2" 232 3/4" 233" 233 1/4" 233 1/2" 233 3/4" 234" 234 1/4" 234 1/2" 234 3/4" 235" 235 1/4" 235 1/2" 235 3/4" 236" 236 1/4" 236 1/2" 236 3/4" 237" 237 1/4" 237 1/2" 237 3/4" 238" 238 1/4" 238 1/2" 238 3/4" 239" 239 1/4" 239 1/2" 239 3/4" 240" 240 1/4" 240 1/2" 240 3/4" 241" 241 1/4" 241 1/2" 241 3/4" 242" 242 1/4" 242 1/2" 242 3/4" 243" 243 1/4" 243 1/2" 243 3/4" 244" 244 1/4" 244 1/2" 244 3/4" 245" 245 1/4" 245 1/2" 245 3/4" 246" 246 1/4" 246 1/2" 246 3/4" 247" 247 1/4" 247 1/2" 247 3/4" 248" 248 1/4" 248 1/2" 248 3/4" 249" 249 1/4" 249 1/2" 249 3/4" 250" 250 1/4" 250 1/2" 250 3/4" 251" 251 1/4" 251 1/2" 251 3/4" 252" 252 1/4" 252 1/2" 252 3/4" 253" 253 1/4" 253 1/2" 253 3/4" 254" 254 1/4" 254 1/2" 254 3/4" 255" 255 1/4" 255 1/2" 255 3/4" 256" 256 1/4" 256 1/2" 256 3/4" 257" 257 1/4" 257 1/2" 257 3/4" 258" 258 1/4" 258 1/2" 258 3/4" 259" 259 1/4" 259 1/2" 259 3/4" 260" 260 1/4" 260 1/2" 260 3/4" 261" 261 1/4" 261 1/2" 261 3/4" 262" 262 1/4" 262 1/2" 262 3/4" 263" 263 1/4" 263 1/2" 263 3/4" 264" 264 1/4" 264 1/2" 264 3/4" 265" 265 1/4" 265 1/2" 265 3/4" 266" 266 1/4" 266 1/2" 266 3/4" 267" 267 1/4" 267 1/2" 267 3/4" 268" 268 1/4" 268 1/2" 268 3/4" 269" 269 1/4" 269 1/2" 269 3/4" 270" 270 1/4" 270 1/2" 270 3/4" 271" 271 1/4" 271 1/2" 271 3/4" 272" 272 1/4" 272 1/2" 272 3/4" 273" 273 1/4" 273 1/2" 273 3/4" 274" 274 1/4" 274 1/2" 274 3/4" 275" 275 1/4" 275 1/2" 275 3/4" 276" 276 1/4" 276 1/2" 276 3/4" 277" 277 1/4" 277 1/2" 277 3/4" 278" 278 1/4" 278 1/2" 278 3/4" 279" 279 1/4" 279 1/2" 279 3/4" 280" 280 1/4" 280 1/2" 280 3/4" 281" 281 1/4" 281 1/2" 281 3/4" 282" 282 1/4" 282 1/2" 282 3/4" 283" 283 1/4" 283 1/2" 283 3/4" 284" 284 1/4" 284 1/2" 284 3/4" 285" 285 1/4" 285 1/2" 285 3/4" 286" 286 1/4" 286 1/2" 286 3/4" 287" 287 1/4" 287 1/2" 287 3/4" 288" 288 1/4" 288 1/2" 288 3/4" 289" 289 1/4" 289 1/2" 289 3/4" 290" 290 1/4" 290 1/2" 290 3/4" 291" 291 1/4" 291 1/2" 291 3/4" 292" 292 1/4" 292 1/2" 292 3/4" 293" 293 1/4" 293 1/2" 293 3/4" 294" 294 1/4" 294 1/2" 294 3/4" 295" 295 1/4" 295 1/2" 295 3/4" 296" 296 1/4" 296 1/2" 296 3/4" 297" 297 1/4" 297 1/2" 297 3/4" 298" 298 1/4" 298 1/2" 298 3/4" 299" 299 1/4" 299 1/2" 299 3/4" 300" 300 1/4" 300 1/2" 300 3/4" 301" 301 1/4" 301 1/2" 301 3/4" 302" 302 1/4" 302 1/2" 302 3/4" 303" 303 1/4" 303 1/2" 303 3/4" 304" 304 1/4" 304 1/2" 304 3/4" 305" 305 1/4" 305 1/2" 305 3/4" 306" 306 1/4" 306 1/2" 306 3/4" 307" 307 1/4" 307 1/2" 307 3/4" 308" 308 1/4" 308 1/2" 308 3/4" 309" 309 1/4" 309 1/2" 309 3/4" 310" 310 1/4" 310 1/2" 310 3/4" 311" 311 1/4" 311 1/2" 311 3/4" 312" 312 1/4" 312 1/2" 312 3/4" 313" 313 1/4" 313 1/2" 313 3/4" 314" 314 1/4" 314 1/2" 314 3/4" 315" 315 1/4" 315 1/2" 315 3/4" 316" 316 1/4" 316 1/2" 316 3/4" 317" 317 1/4" 317 1/2" 317 3/4" 318" 318 1/4" 318 1/2" 318 3/4" 319" 319 1/4" 319 1/2" 319 3/4" 320" 320 1/4" 320 1/2" 320 3/4" 321" 321 1/4" 321 1/2" 321 3/4" 322" 322 1/4" 322 1/2" 322 3/4" 323" 323 1/4" 323 1/2" 323 3/4" 324" 324 1/4" 324 1/2" 324 3/4" 325" 325 1/4" 325 1/2" 325 3/4" 326" 326 1/4" 326 1/2" 326 3/4" 327" 327 1/4" 327 1/2" 327 3/4" 328" 328 1/4" 328 1/2" 328 3/4" 329" 329 1/4" 329 1/2" 329 3/4" 330" 330 1/4" 330 1/2" 330 3/4" 331" 331 1/4" 331 1/2" 331 3/4" 332" 332 1/4" 332 1/2" 332 3/4" 333" 333 1/4" 333 1/2" 333 3/4" 334" 334 1/4" 334 1/2" 334 3/4" 335" 335 1/4" 335 1/2" 335 3/4" 336" 336 1/4" 336 1/2" 336 3/4" 337" 337 1/4" 337 1/2" 337 3/4" 338" 338 1/4" 338 1/2" 338 3/4" 339" 339 1/4" 339 1/2" 339 3/4" 340" 340 1/4" 340 1/2" 340 3/4" 341" 341 1/4" 341 1/2" 341 3/4" 342" 342 1/4" 342 1/2" 342 3/4" 343" 343 1/4" 343 1/2" 343 3/4" 344" 344 1/4" 344 1/2" 344 3/4" 345" 345 1/4" 345 1/2" 345 3/4" 346" 346 1/4" 346 1/2" 346 3/4" 347" 347 1/4" 347 1/2" 347 3/4" 348" 348 1/4" 348 1/2" 348 3/4" 349" 349 1/4" 349 1/2" 349 3/4" 350" 350 1/4" 350 1/2" 350 3/4" 351" 351 1/4" 351 1/2" 351 3/4" 352" 352 1/4" 352 1/2" 352 3/4" 353" 353 1/4" 353 1/2" 353 3/4" 354" 354 1/4" 354 1/2" 354 3/4" 355" 355 1/4" 355 1/2" 355 3/4" 356" 356 1/4" 356 1/2" 356 3/4" 357" 357 1/4" 357 1/2" 357 3/4" 358" 358 1/4" 358 1/2" 358 3/4" 359" 359 1/4" 359 1/2" 359 3/4" 360" 360 1/4" 360 1/2" 360 3/4" 361" 361 1/4" 361 1/2" 361 3/4" 36								



- NOTES:
- 1 REMOVE MOUNTING HARDWARE SUPPLIED WITH T1, USE ITEM 100 TO SECURE IN BOARD
 - 2 IC'S 74, 91, 92 & 93 ARE -20 ONLY
 - 3 COMPONENTS IN THIS AREA PLUS R57 ARE -20 ONLY EXCEPT FOR R26 & R27.

																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					</	

[illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING
	1/4W RES -.40
	1/8W RES -.40
	1/2W RES -.50
	1W RES -.70

[illegible]

		DRAWN		DATE	
			N.W.		11/82
			CHECKED		11/82
			ENGINEER		124/83
			MANUFACTURING		124/83
			QUALITY ASSURANCE		1127/83
			NUMBER	QTY	
			NEXT ASSEMBLY		
			DASH		
			NO		

[illegible]

	-6V	-5V	-4V	-3V	-2V	-1V	REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD
91				1	1	1	9000-0049		COIL ASSY, WTH	L1		5-304H	
92				1	1	1	013-0011		COIL ASSY, LIN	L2			
93				-	1	-	5100-0018		CRYSTAL	Y1		32.768 KHZ	
94				1	1	1	0113-0014		TRANSFORMER	T1			
95				1	1	1	9000-0082		TRANSFORMER	T2		FLYBACK	
96				1	1	1	7000-0365		HEATSINK	@Q5			
97				1	1	1	7000-0366		HEATSINK	@11B			
98				1	1	1	7000-0221		INS. WASH	@Q5			
99				1	1	1	7200-0017		INSULATOR	@Q5			
100				1	1	1	2400-0004		MTG BRACKET	@T1			
101				1	1	1	6000-0359-6		HEADER	P1		6PIN	
102				1	1	1	6000-0359-8		↑	P2		8PIN	
103				1	1	1	6000-0359-10		HEADER	P3		10PIN	
104				2	1	2	7000-0120		EJECTOR				
105				1	1	1	9000-0094		GND WIRE				
106				-	3	-	7200-0032		MOUSE TAIL			.115 DIA, 4"	
107				-	-	1	6600-0037		DIP SWITCH	S1			
108				2	2	2	3000-1001		RESISTOR	R10, 69		1K 1/4W, 5%	



		DRAWN M. Wolfe		DATE 11/22/82	LIST OF MATERIAL DATA DISPLAY PWB ASSY	B	0114-2010	REV C	CODE	SHEET 3 OF 8	biomation
		CHECKED									
		ENGINEER									
		MANUFACTURING									
		QUALITY ASSURANCE									
					MODEL K101/K500						
DASH NO.	NUMBER	QTY	NEXT ASSEMBLY								

biomation

[illegible]


ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]




- NOTES
1. SELECTED AT TEST, NOT NORMALLY USED.
 $R_{23} = 100 \Omega$, $R_{30} = .002 \Omega$, R_{14} IS USED TO GIVE A SMALL CORRECTION OF INFL. LINEARITY AT LEFT SIDE OF DISPLAY
 2. ALL RESISTOR VALUES ARE IN OHMS, $V_{4W} \pm 5\%$
 3. ALL CAPACITOR VALUES ARE IN MICROFARADS.
 4. -10 ONLY

PART NUMBER		PART NAME		DESCRIPTION / APPLICATION		UNIT	
DRAWN		CHECKED		 GOULD biomation		TITLE DATE FILE	
BY		DATE		1000 INCH MANUFACTURING		D	

[illegible]

REVISIONS				ZONE	REV	ECO#	DESCRIPTION	OWN	CHKD	DATE
SEE SHT 1										




50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DO NOT SCALE DIMENSIONS					DRAWN	DATE		
REWORK AND CHANGE DIMENSIONS					CHECKED			
TOLERANCE					PROJ. ENG.			
DIMENSIONS					MANUFACTURING			
CASH					QUALITY ASSUR			
NO.								
NEXT								
DATE								
SHEET 5 OF 10								

GOULD **biomation**

TITLE
SCHEMATIC
DATA DISPLAY, PWB

SCALE **SIZE** **PART NUMBER** **REV**

D **0114-2011** **C**



THIS SHEET -20 ONLY

[illegible]

MPU BOARD
THEORY OF OPERATION

REFERENCE SCHEMATIC # 0114-0186

- A. MICROPROCESSOR- (SHEET 1) - THE OPERATION OF THE K101-D IS CONTROLLED BY AN 8086 MICROPROCESSOR RUNNING AT A 4 MHZ CLOCK RATE IN THE MINIMUM MODE CONFIGURATION.
1. 16 BIT MICROPROCESSOR (LOCATION 10L), AND THE K101-D HAS BEEN DESIGNED FOR EITHER BYTE OR WORD TRANSFERS.
 2. AO AND BHE (BYTE HI ENABLE) ARE USED FOR BYTE OR WORD TRANSFERS.
 3. AO IS ASSERTED WHEN A LOW (EVEN) BYTE IS ACCESSED.
 4. BHE IS ASSERTED WHEN A HIGH (ODD) BYTE IS ACCESSED.
 5. FOR WORD OPERATION BOTH AO AND BHE ARE USED.
- B. ADDRESS REGISTERS AND DATA TRANSCEIVERS - THE 8086 USES A MULTIPLEXED BUS FOR ADDRESS AND DATA TRANSFERS. THE MICROPROCESSOR BOARD DEMULTIPLEXES THE 8086 BUS INTO TWO BUSES.
1. ONE BUS CONTROLS ALL COMMUNICATION TO THE RAM AND THE ROM WHICH IS CONTAINED ON THE BOARD.
 2. THE OTHER BUS INTERFACES WITH THE OTHER BOARDS IN THE K101-D.
 3. EACH BUS CONTAINS SIXTEEN TRANSCEIVERS FOR THE DATA LINES, D0 THROUGH D15 (74LS245's).
 4. EACH BUS ALSO CONTAINS A REGISTER WHICH HANDLES THE 21 ADDRESS LINES, AO THROUGH A19 AND BHE.
 5. THE 8086 LOADS AN ADDRESS INTO THE REGISTER USING ADDRESS LATCH ENABLE (ALE) AND THEN TRANSMITS (WR) THE DATA, TO OR RECEIVES (RD) THE DATA FROM, THE ADDRESS IN THE REGISTER.

- C. MEMORY - (SHEET 2, RAM) (SHEET 5, ROM) - THE 8086 MEMORY SPACE IS ORGANIZED INTO SIXTEEN SEGMENTS OF 64 K BYTES EACH.

THE K101-D IS CONFIGURED AS A MINIMUM SYSTEM USING ONLY FOUR SEGMENTS.


1. SEGMENTS E AND F (HEX) ARE THE 128 K OF ROM WHICH CONTAINS THE OPERATING SOFTWARE.
2. SEGMENTS 0 AND 1 (HEX) CONTAINS THE 128 K BYTES OF DYNAMIC RAM.
3. THE ROM SEGMENT (SHEET 5) USES SIXTEEN 8K X 8 MEMORIES ARRANGED INTO EIGHT SECTIONS OF 8K WORDS EACH.
4. THE RAM (SHEET 2) IS MADE UP OF SIXTEEN 64K X 1 DYNAMIC MEMORIES PROVIDING 64K WORDS (128K BYTES).

- D. MEMORY CONTROLLER - (SHEET 3) (SHEET 6, TIMING)
THE DYNAMIC RAM IN THE K101-D IS ORGANIZED AS A TWO PORT MEMORY.

THE 8086 READS AND WRITES THROUGH ONE PORT, AND THE CRT DATA IS READ OUT THROUGH THE OTHER.

1. (SHEET 3) - THE MEMORY TIMING AND THE CLOCK FOR THE 8086 ARE DERIVED FROM A 24 MHZ OSCILLATOR (Y1).
2. THIS ALSO PROVIDES AN 8 MHZ CLOCK TO THE CRT.
3. (SHEET 6) - TIMING RELATIONSHIPS FOR THE VARIOUS MEMORY SIGNALS IS SHOWN ON THIS PAGE.
4. THE MEMORY CYCLE TIME IS 390 ns, 9 CLOCKS AT 24 MHZ ($9 \times 43.3 \text{ ns} = 389.9 \text{ ns}$).
5. THE CRT PORT OF THE MEMORY REQUESTS A WORD FROM MEMORY EVERY 2 μ s. THE WORD IS WRITTEN INTO A BUFFER REGISTER AND THEN SHIFTED OUT TO THE DATA DISPLAY BOARD.
6. THE REST OF THE TIME ($2000 \text{ ns} - 390 \text{ ns} = 1610 \text{ ns}$) IS AVAILABLE TO THE 8086 FOR ITS NEEDS.

7. IF THE 8086 REQUESTS A MEMORY CYCLE DURING THE CRT CYCLE, THE CONTROLLER USES THE READY LINE ON THE MICROPROCESSOR TO PRODUCE WAIT STATES UNTIL THE CRT CYCLE IS FINISHED AND THE MEMORY CAN COMPLETE THE REQUESTED 8086 CYCLE.
 8. THE CRT READ CYCLE OF ONE WORD EVERY 2 μ s ALSO PROVIDES SEQUENTIAL OPERATION REQUIRED FOR REFRESHING THE RAM.
- E. I/O DECODING - (SHEET 4) - THE MPU ADDRESSES THE OTHER BOARDS IN THE SYSTEM AS I/O.
1. WHEN I/O IS ADDRESSED, $M/\overline{IO}$ GOES LOW—DISABLING MAP PROM 10F CAUSING IT'S OUTPUTS TO BE HIGH.
 2. $\overline{DEN}$ BECOMES ACTIVE.
 3. $\overline{SA\ EN}$ IS NORMALLY HIGH.
 4. THE ABOVE CONDITIONS CAUSE "ENABLE OFF BOARD DATA" TO GO LOW PLACING DATA ON THE BUS.
 5. $M/\overline{IO}$ GOES LOW AND ENABLES ADDRESS COMPARATORS ON OTHER BOARDS.



COMPONENT SIDE

NOTES:
1 THIS SYMBOL (X) INDICATES WHERE I.C. SOCKETS ARE REQUIRED (FOR REF ONLY)

ECO PENDING # 3899p

50 - 40 - 30 - 20 - 10		PART NUMBER		PART NAME		DESCRIPTION / SPECIFICATION		ITEM	
DO NOT SCALE DRAWING		DRAWN		DATE		GOULD biomotion			
REVIEWED BY: [Signature]		CHECKED		DATE		TITLE			
TOLERANCE		PROJ. ENG.				ASSEMBLY			
DIMENSIONS: [Values]		MANUFACTURING				SCALE			
DASH NUMBER		DATE				2:1 D			
NEXT ASSEMBLY		QUANTITY ASSUR				0114-0185			

JUL 11 1983

COMMENTS	TOTAL COST	UNIT COST	ITEM	QUANTITY PER ASSEMBLY							PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
				-70	-60	-50	-40	-30	-20	-10						
			1	1	1	1	1	-	1	1	0114-0187	P.C. BOARD				
			2	2	2	1	1	-	1	2	7000-0120	EJECTOR				
			3													
			4	-	-	1	1	-	1	-	0112-0228-07	EJECTOR, STAMPED	A7			
			5													
			6													
			7	-	-	-	-	-	-	1	0950-0191	I.C.	10F		ROM, ADD. MAP	
-10: K500			8	-	-	-	-	-	-	1	0950-0193		3J		ROM, CHIP SEL	
-20: K101			9	-	-	-	-	-	-	1	0950-0192		3K		ROM, CHIP SEL	
-30: K102			10													
-40: K101 WITH STORAGE			11	-	-	1	1	-	1	-	0114-0066		10F		ROM, ADD. MAP	
-50: K102 WITH STORAGE			12	-	-	1	1	-	1	-	0114-0067		3J		ROM, CHIP SEL	
			13	-	-	1	1	-	1	-	0114-0069		3K		ROM, CHIP SEL	
			14													
			15	1	1	-	-	-	1	1	1800-0321	I.C.	10L		8086	
			16	1	1	-	-	-	-	-	0117-0017-01	I.C., ROM ADD MAP	10F			
			17	1	1	-	-	-	-	-	0117-0018-01	I.C., ROM CHIP SEL	3J			
			18	1	1	-	-	-	-	-	0117-0019-01	I.C., ROM CHIP SEL	3K			

JUL 11 1983

ASSEMBLY TIME

COMPONENT
LEAD SPACING

ECO PENDING # 3899 P

REF. DRAWINGS				REV	DESCRIPTION	DATE	DWN	CKD	APPD
				B	PROTOTYPE UPDATES	9-30-81	CURT		
				C					
				D	RELEASE TO PILOT RUN, ERN*086	11-8-80	N.G.		
				E	REVISED PER ECO*1484	3-3-81	J.C.	RD	
				F	REVISED PER ECO*1601	3-26-81	J.C.	RD	
				G	REVISED PER ECO*1662	4-20-81	SR	JL	
				H	REVISED PER ECO*1706	4-22-81	SR	JL	

DRAWN	DATE	LIST OF MATERIAL ASSEMBLY, MPU PWB		biomation	
CHECKED	DATE				
ENGINEER					
MANUFACTURING					
QUALITY ASSURANCE					

DASH NO.	NUMBER	QTY	REV
			R

MODEL	K101, K102 K500	CODE	0114-0185	SHEET 1 OF 9

COMMENTS	TOTAL COST	UNIT COST	ITEM	QUANTITY PER ASSEMBLY						PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
				-70	-60	-50	-40	-30	-20	-10					
			19												
			20	—	—	—	—	—	—	1	0950-0150-01	I.C.		2H	READ ONLY MEM
			21	—	—	—	—	—	—	1	↑ -02	↑		1H	↑
			22	—	—	—	—	—	—	1	-03			2G	
			23	—	—	—	—	—	—	1	-04			1G	
			24	—	—	—	—	—	—	1	-05			2F	
			25	—	—	—	—	—	—	1	-06			1F	
			26	—	—	—	—	—	—	1	-07			2E	
-10: K500			27	—	—	—	—	—	—	1	-08			1E	
-20: K101			28	—	—	—	—	—	—	1	-09			2D	
-30: K102			29	—	—	—	—	—	—	1	-10			1D	
-40: K101 WITH STORAGE			30	—	—	—	—	—	—	1	-11			2C	
-50: K102 WITH STORAGE			31	—	—	—	—	—	—	1	-12			1C	
			32	—	—	—	—	—	—	1	↓ -13	↓		2B	↓
			33	—	—	—	—	—	—	1	0950-0150-14	I.C.		1B	READ ONLY MEM
			34	—	—	—	—	—	—	1	0950-0150-15	I.C.		2A	↑
			35	—	—	—	—	—	—	1	0950-0150-16	I.C.		1A	READ ONLY MEM.
			36												

ASSEMBLY TIME	COMPONENT LEAD SPACING		REF. DRAWINGS		REV	DESCRIPTION	DATE	DWN	CKD	APPD				
					H	PROD REL PER EFN # 0129	5-28-81	DWS	RG					
					J	REVISED PER ECO # 2009	9-14-81	MS	RG					
					K	REVISED PER ECO NO 2297	12-80	JUL	TJ					
					L	REVISED PER ECO 2367	5-2-82	JUL	TJ					
					M	REVISED PER ECO 2704	10-15-82	HA	AS/MS					
					N	REVISED PER ECO # 3574	3/17/83	JUL	TJ					
					P	REVISED PER ECO # 3529	5/16/83	MMW	DW	5/17/83				
			DRAWN		DATE		LIST OF MATERIAL ASSEMBLY MPU PWB							
			CHECKED											
			ENGINEER											
			MANUFACTURING											
			QUALITY ASSURANCE											
DASH NO.	NUMBER	QTY	NEXT ASSEMBLY				MODEL		CODE	SHEET 2 OF 9				

B

0114-0185

REV
R

biomation

COMMENTS	TOTAL COST	UNIT COST	ITEM	QUANTITY PER ASSEMBLY							PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
				-70	-60	-50	-40	-30	-20	-10						
			37													
			38	-	-	-	1	-	1	-	0114-2020-01	I.C.	2H		CODE ROM K101	
			39	-	-	-	1	-	1	-	↑	↑-02	↑	1H	↑	
			40	-	-	-	1	-	1	-		-03		2G		
			41	-	-	-	1	-	1	-		-04		1B		
			42	-	-	-	1	-	1	-		-05		2F		
			43	-	-	-	1	-	1	-		-06		1F		
			44	-	-	-	1	-	1	-		-07		2E		
-20:K101			45	-	-	-	1	-	1	-		-08		1E		
-40: K101 WITH STORAGE			46	-	-	-	1	-	1	-		-09		2D		
-50: K102 WITH STORAGE			47	-	-	-	1	-	1	-		-10		1D		
			48	-	-	-	1	-	1	-		-11		2C		
			49	-	-	-	1	-	1	-		-12		1C		
			50	-	-	-	1	-	1	-		-13		2B		
			51	-	-	-	1	-	1	-		-14		1B		
			52	-	-	-	1	-	1	-	Y	Y-15	Y	2A	Y	
			53	-	-	-	1	-	1	-	0114-2020-16	I.C.	1A		CODE ROM K101	
			54													

ASSEMBLY TIME

COMPONENT
LEAD SPACING

REF. DRAWINGS

REV

DESCRIPTION

DATE DWN CKD APPD

R

REVISED PER ECO 3763

6/1/83 MW JGW 6/9/83

DRAWN

DATE

CHECKED

ENGINEER

MANUFACTURING

QUALITY ASSURANCE

LIST OF MATERIAL

biomation

B

0114-0185

REV

R

DASH
NO.

NUMBER

QTY

NEXT ASSEMBLY

MODEL

CODE

SHEET 3 OF 9

COMMENTS		TOTAL COST	UNIT COST	ITEM#	QUANTITY PER ASSEMBLY							PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
					-70	-60	-50	-40	-30	-20	-10						
				73	2	2	2	2	2	2	2	1800-0268	IC	7M, 8M	74LS245		
				74	10	10	10	10	10	10	10	1800-0298	IC	4K, 4L, 6K, 6L, 9K, 9M, 10K, 10M, 11K, 11L	74LS373		
				75	-	-	-	-	-	-	16	1800-0320	IC	4A-4H, 6A-6H		2118 RAM	
				76	2	2	2	2	2	2	2	1800-0335	IC	4M, 6M	74LS166		
				77	32	16	-	-	16	16	-	1800-0353	IC	4A-4H, 6A-6H		64K RAM	
				78	1	1	1	1	1	1	1	2100-0009	INDUCTOR	L1		1.5μH	
				79													
				80	1	1	1	1	1	1	1	3000-1000	RESISTOR	R11		100Ω, ¼W, 5%	
-10: K500				81	1	1	1	1	1	1	1	3000-1300		R9		130Ω	
-20: K101				82	2	2	2	2	2	2	2	3000-1601		R6, 10		1.6K	
-30: K102				83	1	1	1	1	1	1	1	3000-2006		R4		20Ω	
-40: K101 WITH STORAGE				84	3	3	3	3	3	3	3	3000-2200		R7, 19, 21		220Ω	
-50: K102 WITH STORAGE				85	7	7	7	7	7	7	7	3000-2201		R1-3, 5, 15, 17, 18		2.2K	
				86	1	1	1	1	1	1	1	3000-2700		R13		270Ω	
				87	3	3	3	3	3	3	3	3000-3300		R8, 20, 22		330Ω	
				88	1	1	1	1	1	1	1	3000-3301		R12		3.3K	
				89	1	1	1	1	1	1	1	3000-5100		R16		510Ω	
				90	1	1	1	1	1	1	1	3000-9106	RESISTOR	R14		91Ω, ¼W, 5%	

ASSEMBLY TIME

COMPONENT LEAD SPACING

REF.	DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD

LIST OF MATERIAL ASSEMBLY - MPU PWB	DRAWN	DATE
	<i>Arena M Hillis</i>	12-19-80
	CHECKED	
	ENGINEER	
	MANUFACTURING	
QUALITY ASSURANCE		

DASH NO.

NUMBER

QTY

NEXT ASSEMBLY

MODEL

SHEET 5 OF 9

biomation

B
0114-0185
R

COMMENTS	TOTAL COST	UNIT COST	ITEM	QUANTITY PER ASSEMBLY							PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
				-70	-60	-50	-40	-30	-20	-10						
			91	5	5	5	5	5	5	5	3700-0065	RESISTOR PAK	RP3,4,11-13		220/330 (10 PIN SIP)	
			92	13	13	13	13	13	13	13	3700-0049		RP1,2,7,9,15-18, 22-26		3K/6K (10 PIN SIP)	
			93	6	6	6	6	6	6	6	3700-0057		RP5,6,8,10,14, 27		2.2K (10 PIN SIP)	
			94	3	3	3	3	3	3	3	3700-0066	RESISTOR PAK	RP19-21		10K (10 PIN SIP)	
			95													
			96	1	1	1	1	1	1	1	4000-0040	CAPACITOR	C43		470pf	
			97	61	61	61	61	61	61	61	4000-0044	CAPACITOR	C1-31,33,35-42,54-58,61-66,68, 44-52		.01μf, 100V, ±20%	
			98													
-10: K500			99	1	1	1	1	1	1	1	4100-0019	CAPACITOR	C53		50pf	
-20: K101			100	1	1	1	1	1	1	1	4100-0029	CAPACITOR	C60		30pf	
-30: K102			101													
-40: K1C1 WITH STORAGE			102	5	5	5	5	5	5	5	4400-0043	CAPACITOR	C32,34,59,67,69		47μf, 6V, ±10%	
-50: K1C2 WITH STORAGE			103													
			104	1	1	1	1	1	1	1	5100-0016	CRYSTAL	Y1		24 MHZ	
			105													
			106	1	1	1	1	1	1	1	6000-0190	HEADER	TP1		8 PIN CONN.	
			107													
			108	37	37	-	-	21	21	21	6100-0120	SOCKET	X3J, X3K, X7K, X8K, X10F, X4A-X4H, X6A-X6H		16 PIN	

ASSEMBLY TIME	COMPONENT LEAD SPACING	REF. DRAWINGS		REV	DESCRIPTION		DATE	DWN	CKD	APPD	
		DRAWN <i>Gena M. Grille</i>		DATE 12-19-80	LIST OF MATERIAL ASSEMBLY - MPU PWB		biomation B 0114-0185 REV R				
		CHECKED									
		ENGINEER									
		MANUFACTURING									
		QUALITY ASSURANCE									
DASH NO.	NUMBER	QTY	NEXT ASSEMBLY		MODEL		CODE		SHEET 6 OF 9		

COMMENTS	TOTAL COST	UNIT COST	ITEM	QUANTITY PER ASSEMBLY							PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
				-70	-60	-50	-40	-30	-20	-10						
			109	2	2	2	2	2	2	2	6100-0121	SOCKET	X7L, X8L		20 PIN	
			110	1	1	1	1	1	1	1	6100-0123	SOCKET	X10L		40 PIN	
			111	16	16	16	16	16	16	16	6100-0151	SOCKET	X1A-X1H X2A-X2H		28 PIN	
			112													
			113	A/R	A/R	A/R	A/R	A/R	A/R	A/R	7100-0017	WIRE	@Y1 (CRYSTAL STRAP)		#22 AWG	
			114													
			115	8	8	8	8	8	8	8	9000-0054	WIRE, FORMED	GND1-GND8		16 PIN	
			116													
			117													
-10: K500			118													
-20: K101			119													
-30: K102			120													
-40: K101 WITH STORAGE			121													
-50: K102 WITH STORAGE			122													
			123													
			124													
			125													
			126													

ASSEMBLY TIME	COMPONENT LEAD SPACING	REF. DRAWINGS		REV	DESCRIPTION	DATE	DWN	CKD	APPD		
		DRAWN	DATE		LIST OF MATERIAL ASSEMBLY - MPU PWB						
		12-19-80									
DASH NO.	NUMBER	QTY									
		NEXT ASSEMBLY									

biomation

B

0114-0185

REV
R

CODE

SHEET 7 OF 9

COMMENTS	TOTAL COST	UNIT COST	ITEM	QUANTITY PER ASSEMBLY							PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
				-70	-60	-50	-40	-30	-20	-10						
			127													
			128	-	-	1	-	1	-	-	0114-2021-01	IC	2H		CODE ROM K102	
			129	-	-	1	-	1	-	-	-02	A	1H			
			130	-	-	1	-	1	-	-	-03		2G			
			131	-	-	1	-	1	-	-	-04		1G			
-10: K500			132	-	-	1	-	1	-	-	-05		2F			
-20: K101			133	-	-	1	-	1	-	-	-06		1F			
-30: K102			134	-	-	1	-	1	-	-	-07		2E			
-40: K101 WITH STORAGE			135	-	-	1	-	1	-	-	-08		1E			
-50: K102 WITH STORAGE			136	-	-	1	-	1	-	-	-09		2D			
			137	-	-	1	-	1	-	-	-10		1D			
			138	-	-	1	-	1	-	-	-11		2C			
			139	-	-	1	-	1	-	-	-12		1C			
			140	-	-	1	-	1	-	-	-13		2B			
			141	-	-	1	-	1	-	-	-14		1B			
			142	-	-	1	-	1	-	-	-15	V	2A			
			143	-	-	1	-	1	-	-	0114-2021-16	IC	1A		CODE ROM K102	
			144													

ASSEMBLY TIME	COMPONENT LEAD SPACING	REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD	

DASH NO.	NUMBER	QTY	DRAWN	DATE	LIST OF MATERIAL ASSEMBLY MPU PWB	biomation
			CHECKED			
			ENGINEER			
			MANUFACTURING			
			QUALITY ASSURANCE			
	NEXT ASSEMBLY				MODEL	REV R

B	0114-0185	CODE	SHEET 8 OF 9

ITEM	QUANTITY PER ASSEMBLY									PART NUMBER	PART NAME / DESCRIPTION	REFERENCE DESIGNATION	L/M
	-90	-80	-70	-60	-50	-40	-30	-20	-10				
145													
146			1	1	-	-	-	-	-	0117-0020-01	CODE ROM K105	2H	
147			1	1	-	-	-	-	-	↑ -02	↑	1H	
148			1	1	-	-	-	-	-	-03		2G	
149			1	1	-	-	-	-	-	-04		1G	
150			1	1	-	-	-	-	-	-05		2F	
151			1	1	-	-	-	-	-	-06		1F	
152			1	1	-	-	-	-	-	-07		2E	
153			1	1	-	-	-	-	-	-08		1E	
154			1	1	-	-	-	-	-	-09		2D	
155			1	1	-	-	-	-	-	-10		1D	
156			1	1	-	-	-	-	-	-11		2C	
157			1	1	-	-	-	-	-	-12		1C	
158			1	1	-	-	-	-	-	-13		2B	
159			1	1	-	-	-	-	-	-14		1B	
160			1	1	-	-	-	-	-	↓ -15	↓	2A	
161			1	1	-	-	-	-	-	0117-0020-16	CODE ROM K105	1A	
162													
163													
164													
165													
166													
167													
168													
169													
170													
171													
172													
173													
174													

NOTES

LIST OF MATERIAL
ASSEMBLY,
MPU PWB

GOULD  biomation

B	0114-0185	REV R
MODEL K101, K102, K500		SHEET 9 OF 9

ZONE		REV	ECO#	DESCRIPTION	OWN	CHKD	DATE
A	1			Prototype, no (HDA)			7-81
B	1			Prototype as modified			2-81
C	1			Prototype - Approx. ECU B	JCL		11-81
D	1			REL TO PILOT RUN PER ERN 086	JCL		1-82
E	1			REVISED PER ECO N8	JWC	RD	3-82
F	1			REVISED PER ECO	SR	JL	4-82
G	1			REL TO PROD PER ECO 129	JCL	EL	5-82
H	1			REVISED PER ECO	M6	RG	9-82
N	1			REVISED PER ECO N8	JWC	GW	3-78

REFERENCE PRINT


A1-A16 TO SHT. 2
A0, BHE TO SHT. 3
A11-A19 TO SHT. 4
A1-A13 TO SHT. 5


APR 11 1983

ECO PENDING
No. 3529
DATE

- NOTES:
- 1 -20 ONLY
 - 2 LOADED TEMPORARILY FOR TEST ONLY.
 3. ALL RESISTORS ARE IN OHMS, 1/4W, 5%.
 4. ALL CAPACITORS ARE IN MICRO FARADS.
 - 5 16K RAM FOR K500 -(2118 TYPE)
64K RAM FOR K101 -(4164 TYPE)


50		40		30		20		10		0	
PART NUMBER						PART NAME					
DRAWN						DATE					
CHECKED						TITLE					
TOLERANCE						MANUFACTURING					
DASH						NUMBER					
QTY						SCALE					
ENG. SERV.						SIZE					
DATE						PART NUMBER					
QUALITY ASSUR.						REV					
CODE						SHEET 1 OF 6					






REFERENCE PRINT



APR 11 1983



PART NUMBER		PART NAME		DESCRIPTION/SPECIFICATION		ITEM
0114-0186		SCHEMATIC - 8086 MPU				1
CHECKED		PROJ. ENG		MANUFACTURING		
DASH NO		NUMBER		QTY		
NEXT ASSY		ENG SERV		DATE		
QUALITY ASSUR		SCALE		SIZE		
CODE		D		PART NUMBER		
0114-0186		REV		N		
SHEET		1		OF 16		





50					40		30		20		10		PART NUMBER		PART NAME		DESCRIPTION / SPECIFICATION		ITEM								
1. DATE 11-1-77 2. BY W. H. HARRIS 3. FOR REVISION 4. REVISION 1 5. REVISION 2 6. REVISION 3 7. REVISION 4 8. REVISION 5 9. REVISION 6 10. REVISION 7 11. REVISION 8 12. REVISION 9 13. REVISION 10 14. REVISION 11 15. REVISION 12 16. REVISION 13 17. REVISION 14 18. REVISION 15 19. REVISION 16 20. REVISION 17 21. REVISION 18 22. REVISION 19 23. REVISION 20 24. REVISION 21 25. REVISION 22 26. REVISION 23 27. REVISION 24 28. REVISION 25 29. REVISION 26 30. REVISION 27 31. REVISION 28 32. REVISION 29 33. REVISION 30 34. REVISION 31 35. REVISION 32 36. REVISION 33 37. REVISION 34 38. REVISION 35 39. REVISION 36 40. REVISION 37 41. REVISION 38 42. REVISION 39 43. REVISION 40 44. REVISION 41 45. REVISION 42 46. REVISION 43 47. REVISION 44 48. REVISION 45 49. REVISION 46 50. REVISION 47 51. REVISION 48 52. REVISION 49 53. REVISION 50 54. REVISION 51 55. REVISION 52 56. REVISION 53 57. REVISION 54 58. REVISION 55 59. REVISION 56 60. REVISION 57 61. REVISION 58 62. REVISION 59 63. REVISION 60 64. REVISION 61 65. REVISION 62 66. REVISION 63 67. REVISION 64 68. REVISION 65 69. REVISION 66 70. REVISION 67 71. REVISION 68 72. REVISION 69 73. REVISION 70 74. REVISION 71 75. REVISION 72 76. REVISION 73 77. REVISION 74 78. REVISION 75 79. REVISION 76 80. REVISION 77 81. REVISION 78 82. REVISION 79 83. REVISION 80 84. REVISION 81 85. REVISION 82 86. REVISION 83 87. REVISION 84 88. REVISION 85 89. REVISION 86 90. REVISION 87 91. REVISION 88 92. REVISION 89 93. REVISION 90 94. REVISION 91 95. REVISION 92 96. REVISION 93 97. REVISION 94 98. REVISION 95 99. REVISION 96 100. REVISION 97 101. REVISION 98 102. REVISION 99 103. REVISION 100 104. REVISION 101 105. REVISION 102 106. REVISION 103 107. REVISION 104 108. REVISION 105 109. REVISION 106 110. REVISION 107 111. REVISION 108 112. REVISION 109 113. REVISION 110 114. REVISION 111 115. REVISION 112 116. REVISION 113 117. REVISION 114 118. REVISION 115 119. REVISION 116 120. REVISION 117 121. REVISION 118 122. REVISION 119 123. REVISION 120 124. REVISION 121 125. REVISION 122 126. REVISION 123 127. REVISION 124 128. REVISION 125 129. REVISION 126 130. REVISION 127 131. REVISION 128 132. REVISION 129 133. REVISION 130 134. REVISION 131 135. REVISION 132 136. REVISION 133 137. REVISION 134 138. REVISION 135 139. REVISION 136 140. REVISION 137 141. REVISION 138 142. REVISION 139 143. REVISION 140 144. REVISION 141 145. REVISION 142 146. REVISION 143 147. REVISION 144 148. REVISION 145 149. REVISION 146 150. REVISION 147 151. REVISION 148 152. REVISION 149 153. REVISION 150 154. REVISION 151 155. REVISION 152 156. REVISION 153 157. REVISION 154 158. REVISION 155 159. REVISION 156 160. REVISION 157 161. REVISION 158 162. REVISION 159 163. REVISION 160 164. REVISION 161 165. REVISION 162 166. REVISION 163 167. REVISION 164 168. REVISION 165 169. REVISION 166 170. REVISION 167 171. REVISION 168 172. REVISION 169 173. REVISION 170 174. REVISION 171 175. REVISION 172 176. REVISION 173 177. REVISION 174 178. REVISION 175 179. REVISION 176 180. REVISION 177 181. REVISION 178 182. REVISION 179 183. REVISION 180 184. REVISION 181 185. REVISION 182 186. REVISION 183 187. REVISION 184 188. REVISION 185 189. REVISION 186 190. REVISION 187 191. REVISION 188 192. REVISION 189 193. REVISION 190 194. REVISION 191 195. REVISION 192 196. REVISION 193 197. REVISION 194 198. REVISION 195 199. REVISION 196 200. REVISION 197 201. REVISION 198 202. REVISION 199 203. REVISION 200 204. REVISION 201 205. REVISION 202 206. REVISION 203 207. REVISION 204 208. REVISION 205 209. REVISION 206 210. REVISION 207 211. REVISION 208 212. REVISION 209 213. REVISION 210 214. REVISION 211 215. REVISION 212 216. REVISION 213 217. REVISION 214 218. REVISION 215 219. REVISION 216 220. REVISION 217 221. REVISION 218 222. REVISION 219 223. REVISION 220 224. REVISION 221 225. REVISION 222 226. REVISION 223 227. REVISION 224 228. REVISION 225 229. REVISION 226 230. REVISION 227 231. REVISION 228 232. REVISION 229 233. REVISION 230 234. REVISION 231 235. REVISION 232 236. REVISION 233 237. REVISION 234 238. REVISION 235 239. REVISION 236 240. REVISION 237 241. REVISION 238 242. REVISION 239 243. REVISION 240 244. REVISION 241 245. REVISION 242 246. REVISION 243 247. REVISION 244 248. REVISION 245 249. REVISION 246 250. REVISION 247 251. REVISION 248 252. REVISION 249 253. REVISION 250 254. REVISION 251 255. REVISION 252 256. REVISION 253 257. REVISION 254 258. REVISION 255 259. REVISION 256 260. REVISION 257 261. REVISION 258 262. REVISION 259 263. REVISION 260 264. REVISION 261 265. REVISION 262 266. REVISION 263 267. REVISION 264 268. REVISION 265 269. REVISION 266 270. REVISION 267 271. REVISION 268 272. REVISION 269 273. REVISION 270 274. REVISION 271 275. REVISION 272 276. REVISION 273 277. REVISION 274 278. REVISION 275 279. REVISION 276 280. REVISION 277 281. REVISION 278 282. REVISION 279 283. REVISION 280 284. REVISION 281 285. REVISION 282 286. REVISION 283 287. REVISION 284 288. REVISION 285 289. REVISION 286 290. REVISION 287 291. REVISION 288 292. REVISION 289 293. REVISION 290 294. REVISION 291 295. REVISION 292 296. REVISION 293 297. REVISION 294 298. REVISION 295 299. REVISION 296 300. REVISION 297 301. REVISION 298 302. REVISION 299 303. REVISION 300 304. REVISION 301 305. REVISION 302 306. REVISION 303 307. REVISION 304 308. REVISION 305 309. REVISION 306 310. REVISION 307 311. REVISION 308 312. REVISION 309 313. REVISION 310 314. REVISION 311 315. REVISION 312 316. REVISION 313 317. REVISION 314 318. REVISION 315 319. REVISION 316 320. REVISION 317 321. REVISION 318 322. REVISION 319 323. REVISION 320 324. REVISION 321 325. REVISION 322 326. REVISION 323 327. REVISION 324 328. REVISION 325 329. REVISION 326 330. REVISION 327 331. REVISION 328 332. REVISION 329 333. REVISION 330 334. REVISION 331 335. REVISION 332 336. REVISION 333 337. REVISION 334 338. REVISION 335 339. REVISION 336 340. REVISION 337 341. REVISION 338 342. REVISION 339 343. REVISION 340 344. REVISION 341 345. REVISION 342 346. REVISION 343 347. REVISION 344 348. REVISION 345 349. REVISION 346 350. REVISION 347 351. REVISION 348 352. REVISION 349 353. REVISION 350 354. REVISION 351 355. REVISION 352 356. REVISION 353 357. REVISION 354 358. REVISION 355 359. REVISION 356 360. REVISION 357 361. REVISION 358 362. REVISION 359 363. REVISION 360 364. REVISION 361 365. REVISION 362 366. REVISION 363 367. REVISION 364 368. REVISION 365 369. REVISION 366 370. REVISION 367 371. REVISION 368 372. REVISION 369 373. REVISION 370 374. REVISION 371 375. REVISION 372 376. REVISION 373 377. REVISION 374 378. REVISION 375 379. REVISION 376 380. REVISION 377 381. REVISION 378 382. REVISION 379 383. REVISION 380 384. REVISION 381 385. REVISION 382 386. REVISION 383 387. REVISION 384 388. REVISION 385 389. REVISION 386 390. REVISION 387 391. REVISION 388 392. REVISION 389 393. REVISION 390 394. REVISION 391 395. REVISION 392 396. REVISION 393 397. REVISION 394 398. REVISION 395 399. REVISION 396 400. REVISION 397 401. REVISION 398 402. REVISION 399 403. REVISION 400 404. REVISION 401 405. REVISION 402 406. REVISION 403 407. REVISION 404 408. REVISION 405 409. REVISION 406 410. REVISION 407 411. REVISION 408 412. REVISION 409 413. REVISION 410 414. REVISION 411 415. REVISION 412 416. REVISION 413 417. REVISION 414 418. REVISION 415 419. REVISION 416 420. REVISION 417 421. REVISION 418 422. REVISION 419 423. REVISION 420 424. REVISION 421 425. REVISION 422 426. REVISION 423 427. REVISION 424 428. REVISION 425 429. REVISION 426 430. REVISION 427 431. REVISION 428 432. REVISION 429 433. REVISION 430 434. REVISION 431 435. REVISION 432 436. REVISION 433 437. REVISION 434 438. REVISION 435 439. REVISION 436 440. REVISION 437 441. REVISION 438 442. REVISION 439 443. REVISION 440 444. REVISION 441 445. REVISION 442 446. REVISION 443 447. REVISION 444 448. REVISION 445 449. REVISION 446 450. REVISION 447 451. REVISION 448 452. REVISION 449 453. REVISION 450 454. REVISION 451 455. REVISION 452 456. REVISION 453 457. REVISION 454 458. REVISION 455 459. REVISION 456 460. REVISION 457 461. REVISION 458 462. REVISION 459 463. REVISION 460 464. REVISION 461 465. REVISION 462 466. REVISION 463 467. REVISION 464 468. REVISION 465 469. REVISION 466 470. REVISION 467 471. REVISION 468 472. REVISION 469 473. REVISION 470 474. REVISION 471 475. REVISION 472 476. REVISION 473 477. REVISION 474 478. REVISION 475 479. REVISION 476 480. REVISION 477 481. REVISION 478 482. REVISION 479 483. REVISION 480 484. REVISION 481 485. REVISION 482 486. REVISION 483 487. REVISION 484 488. REVISION 485 489. REVISION 486 490. REVISION 487 491. REVISION 488 492. REVISION 489 493. REVISION 490 494. REVISION 491 495. REVISION 492 496. REVISION 493 497. REVISION 494 498. REVISION 495 499. REVISION 496 500. REVISION 497 501. REVISION 498 502. REVISION 499 503. REVISION 500 504. REVISION 501 505. REVISION 502 506. REVISION 503 507. REVISION 504 508. REVISION 505 509. REVISION 506 510. REVISION 507 511. REVISION 508 512. REVISION 509 513. REVISION 510 514. REVISION 511 515. REVISION 512 516. REVISION 513 517. REVISION 514 518. REVISION 515 519. REVISION 516 520. REVISION 517 521. REVISION 518 522. REVISION 519 523. REVISION 520 524. REVISION 521 525. REVISION 522 526. REVISION 523 527. REVISION 524 528. REVISION 525 529. REVISION 526 530. REVISION 527 531. REVISION 528 532. REVISION 529 533. REVISION 530 534. REVISION 531 535. REVISION 532 536. REVISION 533 537. REVISION 534 538. REVISION 535 539. REVISION 536 540. REVISION 537 541. REVISION 538 542. REVISION 539 543. REVISION 540 544. REVISION 541 545. REVISION 542 546. REVISION 543 547. REVISION 544 548. REVISION 545 549. REVISION 546 550. REVISION 547 551. REVISION 548 552. REVISION 549 553. REVISION 550 554. REVISION 551 555. REVISION 552 556. REVISION 553 557. REVISION 554 558. REVISION 555 559. REVISION 556 560. REVISION 557 561. REVISION 558 562. REVISION 559 563. REVISION 560 564. REVISION 561 565. REVISION 562 566. REVISION 563 567. REVISION 564 568. REVISION 565 569. REVISION 566 570. REVISION 567 571. REVISION 568 572. REVISION 569 573. REVISION 570 574. REVISION 571 575. REVISION 572 576. REVISION 573 577. REVISION 574 578. REVISION 575 579. REVISION 576 580. REVISION 577 581. REVISION 578 582. REVISION 579 583. REVISION 580 584. REVISION 581 585. REVISION 582 586. REVISION 583 587. REVISION 584 588. REVISION 585 589. REVISION 586 590. REVISION 587 591. REVISION 588 592. REVISION 589 593. REVISION 590 594. REVISION 591 595. REVISION 592 596. REVISION 593 597. REVISION 594 598. REVISION 595 599. REVISION 596 600. REVISION 597 601. REVISION 598 602. REVISION 599 603. REVISION 600 604. REVISION 601 605. REVISION 602 606. REVISION 603 607. REVISION 604 608. REVISION 605 609. REVISION 606 610. REVISION 607 611. REVISION 608 612. REVISION 609 613. REVISION 610 614. REVISION 611 615. REVISION 612 616. REVISION 613 617. REVISION 614 618. REVISION 615 619. REVISION 616 620. REVISION 617 621. REVISION 618 622. REVISION 619 623. REVISION 620 624. REVISION 621 625. REVISION 622 626. REVISION 623 627. REVISION 624 628. REVISION 625 629. REVISION 626 630. REVISION 627 631. REVISION 628 632. REVISION 629 633. REVISION 630 634. REVISION 631 635. REVISION 632 636. REVISION 633 637. REVISION 634 638. REVISION 635 639. REVISION 636 640. REVISION 637 641. REVISION 638 642. REVISION 639 643. REVISION 640 644. REVISION 641 645. REVISION 642 646. REVISION 643 647. REVISION 644 648. REVISION 645 649. REVISION 646 650. REVISION 647 651. REVISION 648 652. REVISION 649 653. REVISION 650 654. REVISION 651 655. REVISION 652 656. REVISION 653 657. REVISION 654 658. REVISION 655 659. REVISION 656 660. REVISION 657 661. REVISION 658 662. REVISION 659 663. REVISION 660 664. REVISION 661 665. REVISION 662 666. REVISION 663 667. REVISION 664 668. REVISION 665 669. REVISION 666 670. REVISION 667 671. REVISION 668 672. REVISION 669 673. REVISION 670 674. REVISION 671 675. REVISION 672 676. REVISION 673 677. REVISION 674 678. REVISION 675 679. REVISION 676 680. REVISION 677 681. REVISION 678 682. REVISION 679 683. REVISION 680 684. REVISION 681 685. REVISION 682 686. REVISION 683 687. REVISION 684 688. REVISION 685 689. REVISION 686 690. REVISION 687 691. REVISION 688 692. REVISION 689 693. REVISION 690 694. REVISION 691 695. REVISION 692 696. REVISION 693 697. REVISION 694 698. REVISION 695 699. REVISION 696 700. REVISION 697 701. REVISION 698 702. REVISION 699 703. REVISION 700 704. REVISION 701 705. REVISION 702 706. REVISION 703 707. REVISION 704 708. REVISION 705 709. REVISION 706 710. REVISION 707 711. REVISION 708 712. REVISION 709 713. REVISION 710 714. REVISION 711 715. REVISION 712 716. REVISION 713 717. REVISION 714 718. REVISION 715 719. REVISION 716 720. REVISION 717 721. REVISION 718 722. REVISION 719 723. REVISION 720 724. REVISION 721 725. REVISION 722 726. REVISION 723 727. REVISION 724 728. REVISION 725 729. REVISION 726 730. REVISION 727 731. REVISION 728 732. REVISION 729 733. REVISION 730 734. REVISION 731 735. REVISION 732 736. REVISION 733 737. REVISION 734 738. REVISION 735 739. REVISION 736 740. REVISION 737 741. REVISION 738 742. REVISION 739 743. REVISION 740 744. REVISION 741 745. REVISION 742 746. REVISION 743 747. REVISION 744 748. REVISION 745 749. REVISION 746 750. REVISION 747 751. REVISION 748 752. REVISION 749 753. REVISION 750 754. REVISION 751 755. REVISION 752 756. REVISION 753 757. REVISION 754 758. REVISION 755 759. REVISION 756 760. REVISION 757 761. REVISION 758 762. REVISION 759 763. REVISION 760 764. REVISION 761 765. REVISION 762 766. REVISION 763 767. REVISION 764 768. REVISION 765 769. REVISION 766 770. REVISION 767 771. REVISION 768 772. REVISION 769 773. REVISION 770 774. REVISION 771 775. REVISION 772 776. REVISION 773 777. REVISION 774 778. REVISION 775 779. REVISION 776 780. REVISION 777 781. REVISION 778 782. REVISION 779 783. REVISION 780 784. REVISION 781 785. REVISION 782 786. REVISION 783 787. REVISION 784 788. REVISION 785 789. REVISION 786 790. REVISION 787 791. REVISION 788 792. REVISION 789 793. REVISION 790 794. REVISION 791 795. REVISION 792 796. REVISION 793 797. REVISION 794 798. REVISION 795 799. REVISION 796 800. REVISION 797 801. REVISION 798 802. REVISION 799 803. REVISION 800 804. REVISION 801 805. REVISION 802 806. REVISION 803 807. REVISION 804 808. REVISION 805 809. REVISION 806 810. REVISION 807 811. REVISION 808 812. REVISION 809 813. REVISION 810 814. REVISION 811 815. REVISION 812 816. REVISION 813 817. REVISION 814 818. REVISION 815 819. REVISION 816 820. REVISION 817 821. REVISION 818 822. REVISION 819 823. REVISION 820 824. REVISION 821 825. REVISION 822 826. REVISION 823 827. REVISION 824 828. REVISION 825 829. REVISION 826 830. REVISION 827 831. REVISION 828 832. REVISION 829 833. REVISION 830 834. REVISION 831 835. REVISION 832 836. REVISION 833 837. REVISION 834 838. REVISION 835 839. REVISION 836 840. REVISION 837 841. REVISION 838 842. REVISION 839 843. REVISION 840 844. REVISION 841 845. REVISION 842 846. REVISION 843 847. REVISION 844 848. REVISION 845 849. REVISION 846 850. REVISION 847 851. REVISION 848 852. REVISION 849 853. REVISION 850 854. REVISION 851 855. REVISION 852 856. REVISION 853 857. REVISION 854 858. REVISION 855 859. REVISION 856 860. REVISION 857 861. REVISION 858 862. REVISION 859 863. REVISION 860 864. REVISION 861 865. REVISION 862 866. REVISION 863 867. REVISION 864 868. REVISION 865 869. REVISION 866 870. REVISION 867 871. REVISION 868 872. REVISION 869 873. REVISION 870 874. REVISION 871 875. REVISION 872 876. REVISION 873 877. REVISION 874 878. REVISION 875 879. REVISION 876 880. REVISION 877 881. REVISION 878 882. REVISION 879 883. REVISION 880 884. REVISION 881 885. REVISION 882 886. REVISION 883 887. REVISION 884 888. REVISION 885 889. REVISION 886 890. REVISION 887 891. REVISION 888 892. REVISION 889 893. REVISION 890 894. REVISION 891 895. REVISION 892 896. REVISION 893 897. REVISION 894 898. REVISION 895 899. REVISION 896 900. REVISION 897 901. REVISION 898 902. REVISION 899 903. REVISION 900 904. REVISION 901 905. REVISION 902 906. REVISION 903 907. REVISION 904 908. REVISION 905 909. REVISION 906 910. REVISION 907 911. REVISION 908 912. REVISION 909 913. REVISION 910 914. REVISION 911 915. REVISION 912 916. REVISION 913 917. REVISION 914 918. REVISION 915 919. REVISION 916 920. REVISION 917 921. REVISION 918 922. REVISION 919 923. REVISION 920 924. REVISION 921 925. REVISION 922 926. REVISION 923 927. REVISION 924 928. REVISION 925 929. REVISION 926 930. REVISION 927 931. REVISION 928 932. REVISION 929 933. REVISION 930 934. REVISION 931 935. REVISION 932 936. REVISION 933 937. REVISION 934 938. REVISION 935 939. REVISION 936 940. REVISION 937 941. REVISION 938 942. REVISION 939 943. REVISION 940 944. REVISION 941 945. REVISION 942 946. REVISION 943 947. REVISION 944 948. REVISION 945 949. REVISION 946 950. REVISION 947 951. REVISION 948 952. REVISION 949 953. REVISION 950 954. REVISION 951 955. REVISION 952 956. REVISION 953 957. REVISION 954 958. REVISION 955 959. REVISION 956 960. REVISION 957 961. REVISION 958 962. REVISION 959 963. REVISION 960 964. REVISION 961 965. REVISION 962 966. REVISION 963 967. REVISION 964 968. REVISION 965 969. REVISION 966 970. REVISION 967 971. REVISION 968 972. REVISION 969 973. REVISION 970 974. REVISION 971 975. REVISION 972 976. REVISION 973 977. REVISION 974 978. REVISION 975 979. REVISION 976 980. REVISION 977 981. REVISION 978 982. REVISION 979 983. REVISION 980 984. REVISION 981 985. REVISION 982 986. REVISION 983 987. REVISION 984 988. REVISION 985 989. REVISION 986 990. REVISION 987 991. REVISION 988 992. REVISION 989 993. REVISION 990 994. REVISION 991 995. REVISION 992 996. REVISION 993 997. REVISION 994 998. REVISION 995 999. REVISION 996 1000. REVISION 997										DRAWN		DATE		CH. CRO		PROJ. ENG		MANUFACTURING		SCALE		SIZE		PART NUMBER		REV	
TOLERANCE										GOULD  biomotion		TITLE		SCHEMATIC		8086 MPU		0114-0186									
DASH NO		NUMBER		QTY		ENG SERV		DATE		QUALITY ASSUR		CODE		A.P.O. # K500		SHEET 5 OF 6											
		NEXT ASSEMBLY																									



RESEARCH

APR 11 1983



TIMING DIAGRAMS

[illegible]

THRESHOLD/GPIB BOARD
THEORY OF OPERATION

REFERENCE SCHEMATIC # 0114-0171

A. ADDRESS DECODING - ALL OF THE ADDRESS AND DATA LINES FROM THE MPU ARE BUFFERED IN TO THE THRESHOLD BOARD VIA THE MOTHERBOARD. (SHEET 5 OF SCHEMATIC)

1. THE MPU DATA BUS IS BUFFERED IN BY THE TWO 74LS245'S (14F AND 12 F).
2. THE K101/102-D VERSION OF THE THRESHOLD/GPIB BOARD SHOULD ALWAYS HAVE THE JUMPER IN FROM E13 TO E14.

THIS ALLOWS FOR "I/O MAPPED I/O " RATHER THAN MEMORY MAPPED I/O.

B. THRESHOLD VOLTAGES - THE K101/102-D ALLOWS FOR THE THRESHOLD VOLTAGE FOR EACH PROBE TO BE SELECTED FROM ONE OF FOUR SOURCES, VAR A, VAR B, TTL AND ECL.

1. (SHEET 1 OF SCHEMATIC) - THE 74LS273 HOLDING REGISTERS, LOCATION 6D, 4B, 12B AND 9B BUFFER THE MPU DATA BUS TO THE VARIABLE A DAC AND VARIABLE B DAC.
2. THE VARIABLE A DAC (VAR A) IS AT LOCATION 9A. CALIBRATION ADJUSTMENTS FOR VAR A (GAIN R6) (OFFSET R9)
3. THE VARIABLE B DAC (VAR B) IS AT LOCATION 4A. CALIBRATION ADJUSTMENTS FOR VAR B (GAIN R1) (OFFSET R2)
4. BOTH D TO A CONVERTERS HAVE A 10 BIT RESOLUTION.
5. THE TTL AND ECL THRESHOLD BOTH USE A VOLTAGE DIVIDER NETWORK AND ± 10 V REFERENCE FOR LEVEL GENERATION.

C. (SHEET 2 OF SCHEMATIC) - THE SELECTION OF THE THRESHOLD VOLTAGE USED BY EACH PROBE IS DONE BY A SET OF 6 MULTIPLEXERS AND BUFFER AMPLIFIERS.

- D. GPIB INTERFACE - (SHEET 3 OF SCHEMATIC) - THE GPIB INTERFACE FOR THE K101/102-D HAS BEEN PARTITIONED SUCH THAT THE HANDSHAKE REQUIRED TO TRANSMIT THE INDIVIDUAL BYTES OF INFORMATION, EITHER DATA OR CONTROL, IS DONE BY THE HARDWARE, WHILE ALL MESSAGE GENERATION OR INTERPRETATION IS DONE IN THE SOFTWARE.
1. GPIB MODE AND ADDRESS ARE DETERMINED VIA THE INTERACTIVE DISPLAY ON THE "INTERFACE MENU".
 2. ONCE THE MODE IS DETERMINED, THE GPIB CONTROL REGISTER IS LOADED WITH THIS INFORMATION AND THE INTERRUPT IS ENABLED.
 3. ALL DATA IS TRANSFERRED INTO OR OUT OF THE K101/102-D UNDER CONTROL OF THE INTERRUPT LINE.
 4. IN "LISTEN MODE" THE RECEIPT OF A DATA BYTE OR A COMMAND WILL GENERATE THE INTERRUPT.
 5. IN "TALKER MODE", THE INTERRUPT IS PRODUCED WHEN THE BYTE HAS BEEN ACCEPTED BY THE LISTENER.
- E. A TO D CONVERTER - ONE OF THE FUNCTIONS CONTAINED ON THE THRESHOLD/GPIB BOARD IS A SOFTWARE CONTROLLED D TO A CONVERTER AND A COMPARATOR THAT PERFORMS A TO D CONVERSIONS FOR SELF-TEST USING A SUCCESSIVE APPROXIMATION SOFTWARE ROUTINE.
1. (SHEET 2 OF SCHEMATIC) - THREE MULTIPLEXERS ARE USED TO SELECT ANY ONE OF THE VOLTAGES USED IN THE K101/102-D. (5F, 6F, AND 7F)
 2. THE SELECTED VOLTAGE IS THEN SCANNED BY THE SOFTWARE USING THE 12 BIT D TO A (LOCATION 8A).
 3. WHEN THE D TO A VALUE EXCEEDS THE VOLTAGE BEING TESTED THE COMPARATOR (LM324, LOCATION 7A) SWITCHES.
 4. THE MICROPROCESSOR COMPARES THE RESULTING VALUE WITH A TABLE OF VOLTAGES AND THEIR TOLERANCES TO DETERMINE THE PASS OR FAIL CONDITION OF THE TEST.

- 5.- THE FRONT PANEL DVM IS BUFFERED ON TO THE THRESHOLD BOARD AT 6F (SHEET 3 OF SCHEMATIC).
- G. TIMER - ONE ASPECT OF THE K101/102-D SELF TEST IS PERFORMED BY A PROGRAMMABLE INTERVAL TIMER I.C. (SHEET 4 OF SCHEMATIC) (8E)
1. THE TIMER USES A 2 MHZ CLOCK DERIVED FROM THE MICROPROCESSOR OSCILLATOR TO MEASURE THE EXTERNAL MASTER CLOCK PERIOD.
 2. THIS ALLOWS THE MICROPROCESSOR TO TEST ALL OF THE SAMPLE CLOCK RATES.
- H. RS232 AND RS449 INFORMATION ENTERS THE THRESHOLD BOARD THROUGH TWO "USARTS" FOUND ON SHEET 4 OF THE SCHEMATIC.
1. USART #1 (LOCATION 12D) HANDLES THE RS232 DATA.
 2. USART #2 (LOCATION 12E) HANDLES THE RS449 DATA.

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]

[illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]

LIST OF MATERIAL

ASSY

THRESHOLD/GPIB/RS 232

QUALITY ASSURANCE


NUMBER	Q
NEXT ASSEMBLY	

2


CODE

MODEL K101/K500	CODE

MODEL K101/K500	CODE



THIS SECTION + ADC				1
50	40	30	20	10
LOU REE, LSC DRAWING				
DRAWN: [Signature]				
CHECKED: [Signature]				
PROJ. ENG: [Signature]				
MANUFACTURING: [Signature]				
QUALITY: [Signature]				
GOULD biomation				
TITLE: [Signature]				
SCALE: [Signature]				
PART NUMBER: [Signature]				
DATE: [Signature]				



CLOCK BOARD
THEORY OF OPERATION

REFERENCE SCHEMATIC # 0114-0161

THE CLOCK BOARD HOLDS THE CIRCUITRY TO PROVIDE ALL INTERNAL CLOCK PERIODS AND PROGRAMMABLE LOGIC FUNCTIONS WHICH DECODE THE EXTERNAL CLOCK INPUTS IN ACCORDANCE WITH THE "MASTER CLOCK", "SAMPLE CLOCK" AND "ENABLE" BOOLEAN EXPRESSIONS SELECTED BY THE INSTRUMENT OPERATOR.

ALSO, THE LEVEL MEMORY, WHICH STORES THE LEVEL AT WHICH EACH SAMPLE WAS RECORDED, IS LOCATED ON THE CLOCK BOARD.

A. ALL INTERNAL CLOCKS ARE DERIVED FROM THE 100 MHZ OSCILLATOR SHOWN ON SHEET 1 OF THE CLOCK BOARD SCHEMATICS.

1. THE POT R19 ALLOWS ADJUSTMENT OF THE AVERAGE VALUE OF THE 100 MHZ SIGNAL ON THE EMITTER OF Q2 SO THAT THE SYMETRY OF THE CLOCK OUTPUT AT 12C-12 CAN BY SET.

VARIABLE CAPACITOR C8 ADJUSTS THE OSCILLATOR FREQUENCY.

2. IC'S 9E AND 10E ARE 10137 BCD COUNTERS CONNECTED AS DECADE DIVIDERS TO PROVIDE THE 10 MHZ AND 1 MHZ DECADES.

THE 1 MHZ OUTPUT OF 10E GOES TO Q1 WHICH SHIFTS THE LEVEL, MAKING IT COMPATABLE WITH THE INPUT REQUIREMENTS OF IC 9C.

3. IC'S 9C AND 9D ARE CMOS DUAL BCD COUNTERS OPERATING BETWEEN -5 V AND GROUND FOR ECL COMPATABILITY.
4. THE OUTPUTS OF ALL 6 DECADE DIVIDERS ARE FED TO THE INPUTS OF THE 10164 8 TO 1 MULTIPLEXER AT 10C.

THE MPU CAN SELECT ANY DECADE AS THE OUTPUT OF 10C.

5. FOR CLOCK FREQUENCIES GREATER THAN 10 MHZ, THE SELECT LINES TO 10C AND THE 10109 "OR" GATE AT 10D ARE SET TO ALL ZEROS BY THE MPU.
THIS ENABLES THE 100102 AT 12C TO PASS THE 100 MHZ (10 nsec) CLOCK.
6. THE SELECTED DECADE FEEDS THE INPUT TO THE 10016 PROGRAMMABLE BINARY COUNTER AT 11B.
7. THE COMBINATION OF THE DECADE DIVIDERS COMBINED WITH THE PROGRAMMABLE COUNTER ALLOWS THE SELECTION OF CLOCK PERIODS FROM 10 nsec TO 160 nsec IN A 1 THROUGH 16 SEQUENCE.
8. THE BCD OUTPUTS OF THE 100 KHZ DECADE COUNTER ALSO DRIVE THE SELECT LINES OF THE 4028 CMOS DE-MULTIPLEXER AT 9B.

THE OUTPUTS OF 9B PROVIDE A 1 OF 8 PULSE PATTERN TO A JACK ON THE INSTRUMENT FRONT PANEL AS PROBE TEST DATA.

THE 1 MHZ CLOCK AND THE LSB OF 9C ARE ALSO FED TO THE PROBE TEST JACK AS TEST CLOCKS.

- B. EXTERNAL CLOCK CIRCUITS AND CLOCK DISTRIBUTION CAN BE FOUND ON SHEETS 2 AND 3 OF THE SCHEMATIC:

3 LATCH ENABLES

3 SAMPLE CLOCKS

1 CONTROL (MASTER) CLOCK

ALL 7 CIRCUITS ARE ESSENTIALLY THE SAME. ONLY THE CONTROL CLOCK SELECTION, WHICH IS THE MOST COMPLEX, WILL BE DISCUSSED HERE.

1. THE CONTROL CLOCK SELECTION GATES HAVE 13 INPUTS:

1	INTERNAL CLOCK
3	"AND" CLOCKS (AJ,BJ,CJ)
3	"AND" CLOCKS ($\overline{AJ}$, $\overline{BJ}$, $\overline{CJ}$)
3	"OR" CLOCKS (AK,BK,CK)
3	"OR" CLOCKS ($\overline{AK}$, $\overline{BK}$, $\overline{CK}$)

NOTE: THE MAJOR DIFFERENCE BETWEEN CONTROL CLOCK SELECTION AND THE LATCH ENABLE SELECTION IS THE ABSENCE OF INTERNAL CLOCKS FOR LATCH ENABLE AND THE EXISTENCE OF INTERNAL "MPU" DIAGNOSTIC LATCH ENABLE!!

- C. "AND" CLOCKS (MASTER CLOCKS) — ARE SELECTED BY THE 100102 GATES AT 3H AND 5H ON SHEET 3 OF THE SCHEMATIC.
1. EACH OF THESE GATES HAS 3 INPUTS.
 2. PIN 19 IS COMMON TO ALL GATES AND IS DRIVEN BY THE OUTPUT OF THE "OR" CLOCK SELECTION GATES.
 3. ONE PIN OF EACH OF THE GATES IS DRIVEN BY ONE OF THE "J" CLOCK INPUTS OR THEIR COMPLEMENTS.
 4. THE MPU CONTROLS THE THIRD INPUT, PLACING A LOW ON THOSE GATES WHO'S "J" CLOCK INPUT WILL BE HIGH WHEN THE SELECTED CLOCK IS TRUE.
 5. ONLY WHEN ALL SELECTED "AND" CLOCKS OR THE "OR" CLOCK IS TRUE, WILL ALL OF THE OUTPUTS OF 3H AND 5H BE LOW, ALLOWING CONTROL CLOCK AT 4J-9 TO GO HIGH.
- D. INTERNAL CLOCK DISTRIBUTION CAN BE FOUND ON SHEET 3 OF THE SCHEMATIC.
1. WHEN AN INTERNAL CLOCK MODE IS SELECTED, ALL EXTERNAL CLOCKS ARE DE-SELECTED BY THE MPU AND 3H-21 IS PULLED LOW, ENABLING INTERNAL CLOCKS TO PASS THROUGH TO 4J-9.
- E. "OR" CLOCK SELECTION IS SHOWN ON SHEET 3 OF THE SCHEMATIC.
1. THE "OR" CLOCKS ARE SELECTED BY THE 100102'S AT 5D AND PARTS OF 4A AND 4D.
 2. THE "MPU" PLACES A LOW ON ONE INPUT OF EACH GATE WHOSE OTHER INPUT WILL BE LOW WHEN ONE OF THE SELECTED "OR" CLOCKS IS TRUE.
- THE "OR" CLOCKS ARE THE "K" CLOCK INPUTS.

F. SYNCHRONOUS START-UP OF THE CONTROL CLOCK IS PROVIDED BY THE 10231 DUAL FLIP-FLOPS AT 5J ON SHEET 3 OF THE SCHEMATIC.

1. THIS PREVENTS "SLIVER" CLOCKS FOR BEING PASSED AT THE BEGINNING OF A RECORD CYCLE.

G. THE LEVEL MEMORY CIRCUIT CAN BE FOUND ON SHEET 4 OF THE SCHEMATIC.

1. THIS CIRCUIT RECORDS WHAT THE LEVEL OF TRACE CONTROL IS FOR EACH WORD RECORDED ON THE DATA BOARDS.

2. LEVEL DATA ENTERS THE CLOCK BOARD VIA J1, A 20-PIN HEADER.

3. 10176'S AT 11E AND 11F AND A 10173 AT 11J ACT AS A PIPELINE FOR THE DATA WHILE THE DECISION WHETHER OR NOT TO RECORD IT IS MADE.

THIS DECISION IS MADE ON THE CONTROL BOARD WHICH SENDS THE SIGNALS "ARMED" AND "TRACED" ALONG WITH THE LEVEL DATA.

4. WHEN "TRACED" IS HIGH, IT'S COMPLEMENT IS CLOCKED INTO 11F ALONG WITH THE LEVEL DATA.

5. THIS THEN ALLOWS 12E TO PRODUCE A WRITE ENABLE PULSE ON THE NEXT CONTROL CLOCK.

6. IF "TRACED" IS FALSE, 12E IS DISABLED AND THE LEVEL DATA IN 11F IS WRITTEN OVER AT THE NEXT SAMPLE WITHOUT BEING RECORDED.

IF "ARMED" GOES FALSE, THE LEVEL MEMORY LOCKS UP.

7. 10016'S AT 11G AND 12H ARE ADDRESS COUNTERS FOR THE 10422 MEMORIES AT 12G AND 12F.

8. THE LEVEL MEMORY IS MULTIPLEXED TWO WAYS:


WITH PINS 13 AND 14 OF THE 10231 AT 11D
SELECTING WHICH MEMORY PHASE WILL BE WRITTEN
TO ON EACH SAMPLE.

9. 11D-3 PROVIDES UNIFORM 10 NSEC PULSES WHEN RECORDING, REGARDLESS OF THE SAMPLE RATE.
 10. IN READ MODE, 12D-3 IS DISABLED, MAKING THE OUTPUT OF 11D-3 BECOME 1/2 THE FREQUENCY OF THE INPUT.
 11. WHEN "ARMED" GOES FALSE, THE "D" INPUT GOES TRUE, STOPPING THE PULSE.
- H. THE MPU INTERFACE IS FOUND ON SHEET 5 OF THE SCHEMATIC.
1. THE 74S85 AT 12J DECODES A4-A7 FROM THE MPU TO PROVIDE "MY ADDRESS" WHEN THE CLOCK BOARD IS ADDRESSED.
"MY ADDRESS" ENABLES THE 10124 TTL TO ECL LEVEL TRANSLATORS WHICH BUFFER THE MPU DATA BUS ON TO THE CLOCK BOARD.
 2. THE 10161 DE-MULTIPLEXER AT 9J DECODES A1, A2, AND A3 ALONG WITH THE MPU CONTROL SIGNAL "BWR" TO CREATE "LOAD" PULSES FOR THE 10176 HOLDING REGISTERS AT 7A-7H, 8A-8H, 9G, 9H, 10J, AND 10H.
 3. THE 10173 MUX LATCH AT 10G MULTIPLEXES 8 BITS OF READ DATA INTO TWO 4-BIT NIBBLES WHICH ARE TRANSLATED FROM TTL TO ECL LEVELS BY THE 10125 AT 10F.
 4. THE 74368 AT 9F IS A TRI-STATE BUFFER WHICH IS ENABLED BY "BRD" AND "MY ADDRESS".

REFERENCE PRINT

APR 11 1983

REVISIONS				DATE
ZONE	REV	ECO#	DESCRIPTION	DATE
A	-	-	REL TO PILOT RUN ERN 0130	JL
B	-	-	REVISED PER ECO 674-81	JWL
C	1685	-	REVISED PER ECO 674-81	JWL
D	1729	-	REVISED + REDRAWN PER ECO 674-81	JWL
E	1729	-	REVISED PER ECO 674-81	JWL
F	1729	-	REVISED PER ECO 674-81	JWL
G	1729	-	REVISED PER ECO 674-81	JWL



10	9	8	7	6	5	4	3	2	1
GOULD biomation									
ASSEMBLY - CLOCK PWB									
SCALE 2/1 SIZE D PART NUMBER 0114-0160 REV H									
CODE K101-D SHEET 1 OF 1									

ITEM NO.	REV	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	DATE	DWN	CKD	APPD
19		1850-0078	I.C.	2A thru 2G, 12C, 12D, 4A				
20				5A thru 5H, 3E thru 3H, 1F, 1G, 1H				
21		1850-0088	I.C.	12F, 12G				
22		1850-0094	I.C.	1E, 4E, 3A, 6A				
23		1850-0097	I.C.	5J, 11D				
24		1850-0098	I.C.	7A thru 7H, 9G, 11E, 9H, 10J				
25				8A thru 8H, 10H, 11F				
26		1850-0105	I.C.	10G, 11J				
27		1850-0099	I.C.	10C				
28		1850-0100	I.C.	9J				
29		1850-0101	I.C.	9E, 10E				
30		1850-0103	I.C.	10F				
31		1850-0104	I.C.	6J, 7J, 8J, 9K, 10K				
32		1850-0108	I.C.	10D				
33		1850-0113	I.C.	11H, 11C				
34		1850-0114	I.C.	11B, 11G, 12H				
35		6100-0137	SOCKET	12F, 124				
36		2100-0014	INDUCTOR	L2, L3				
APR 11 1983								
DATE								
DRAWN								
CHECKED								
ENGINEER								
MANUFACTURING								
QUALITY ASSURANCE								
DASH NO.								
NUMBER								
NEXT ASSEMBLY								
QTY								
REV								
B 0114-0160								
CODE								
MODEL K101-D								
SHEET 2 OF 5								

biomation

LIST OF MATERIAL

ASSY, CLOCK PUB

ASSEMBLY TIME

COMPONENT LEAD SPACING

ASSEMBLY TIME	COMPONENT LEAD SPACING


[illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]

APR 11 1983

REVISIONS				
ZONE	REV	ECO#	DESCRIPTION	DWN CHKD DATE
A			PROTOTYPE	
B			REWORK	2-23-81
C	1685		REWORK FOR PILOT RUN 4-27-81	7/7/81
D	1729		REVISED PER ECO	7/7/81
E	1836		REVISED PER ECO	7/7/81
F	1841		REVISED PER ECO	7/7/81
G	1892		REVISED PER ECO	7/7/81
H	31A1		PRODREL ERM NG 207	7/7/81
			REV'D PER ECO	7/7/81



DWG NO. 0114-0161		SM	REV	H	1	
			REVISIONS			
ZONE	REV	ECO#	DESCRIPTION		DWN	CHKD DATE
A			PROTOTYPE			
B			REWORK		2-23-81	7/8
C	1685		REWORK FOR PILOT RUN 4-27-81		7/7/81	D.C. 7/7/81
D	1729		REVISED PER ECO		7/7/81	D.C. 7/7/81
E	1836		REVISED PER ECO		7/7/81	D.C. 7/7/81
F	1841		REVISED PER ECO		7/7/81	D.C. 7/7/81
G	1892		REVISED PER ECO		7/7/81	D.C. 7/7/81
H	31A1		PRODREL ERM NG 207		7/7/81	D.C. 7/7/81
			REV'D PER ECO		7/7/81	D.C. 7/7/81

APR 11 1983

J2-2
J2-4
J2-6
J2-8
J2-11
J2-12
J2-14
J2-16
J2-18
J2-20

V_{cc} 9 5
11 D 9 5
12 C 8 5
13 B 8 5
10 A 5
9B 3 5
4028 2 5
14 J2-17
V_{ss} 0 5
J2-19
J2-20
J2-21
J2-22
J2-23
J2-24
J2-25
J2-26
J2-27
J2-28
J2-29
J2-30
J2-31
J2-32
J2-33
J2-34
J2-35
J2-36
J2-37
J2-38
J2-39
J2-40
J2-41
J2-42
J2-43
J2-44
J2-45
J2-46
J2-47
J2-48
J2-49
J2-50
J2-51
J2-52
J2-53
J2-54
J2-55
J2-56
J2-57
J2-58
J2-59
J2-60
J2-61
J2-62
J2-63
J2-64
J2-65
J2-66
J2-67
J2-68
J2-69
J2-70
J2-71
J2-72
J2-73
J2-74
J2-75
J2-76
J2-77
J2-78
J2-79
J2-80
J2-81
J2-82
J2-83
J2-84
J2-85
J2-86
J2-87
J2-88
J2-89
J2-90
J2-91
J2-92
J2-93
J2-94
J2-95
J2-96
J2-97
J2-98
J2-99
J2-100

R27
510 -5.2V

P2-96
P2-95

THICK TRACE ON CAPD LOW MOTHER BOARD

TE-20
IF-20
IF-20
SH-20


NOTE: ALL DISCRETE RESISTORS 1/4 W, 5% UNLESS OTHERWISE NOTED.

NOTE: MPU GENERATES DIAGNOSTIC INTERNAL CLOCK PRODUCES A SHORT LOW PERIOD CLK PULSE, OF THE SAME DURATION AS UWR BUS PULSE. THE SAME IS TRUE OF THE DIAGNOSTIC LATCH CLOCK.

DO NOT SCALE DRAWING		PART NUMBER		PART NAME		DESCRIPTION/SPECIFICATION		ITEM	
DRAWN		CHECKED		PROJ. ENG.		MANUFACTURING		QUALITY ASSUR.	
DATE		DATE		DATE		DATE		DATE	
SCALE		SIZE		PART NUMBER		REV		H	
D		0114-0161		SHEET		OF 5			

REFERENCE PRINT


APR 11 1983




NOTE: LATCH ENABLE = LATCH CLOCK

NOTE: RP55 IS 100Ω RPAK

NO.	REV.	DATE	BY	CHKD.	APP'D.	PART NUMBER	PART NAME	DESCRIPTION	REVISION	ITEM
1						0114-0161	GOULD biomotion	SCALE LEVEL CLOCK MEMORY		
2						0114-0161	SCALE LEVEL CLOCK MEMORY			
3						0114-0161	SCALE LEVEL CLOCK MEMORY			
4						0114-0161	SCALE LEVEL CLOCK MEMORY			
5						0114-0161	SCALE LEVEL CLOCK MEMORY			
6						0114-0161	SCALE LEVEL CLOCK MEMORY			
7						0114-0161	SCALE LEVEL CLOCK MEMORY			
8						0114-0161	SCALE LEVEL CLOCK MEMORY			
9						0114-0161	SCALE LEVEL CLOCK MEMORY			
10						0114-0161	SCALE LEVEL CLOCK MEMORY			







HIGH SPEED DATA BOARD
THEORY OF OPERATION

REFERENCE SCHEMATIC # 0114-0110

THE K101-D DATA BOARD, (3 IDENTICAL BOARDS PER SYSTEM),
CONTAINS THE FOLLOWING CIRCUITRY:

1. DATA INPUT BUFFERS
2. GLITCH DETECTION LOGIC
3. DATA LATCHES
4. SAMPLE REGISTERS
5. DATA PIPELINE
6. RECORD (HIGH SPEED) MEMORY
7. MEMORY CONTROL LOGIC
8. MPU INTERFACE

A. SHEETS 3, 4, 5, AND 6 OF THE SCHEMATIC DIAGRAM SHOW
THE INPUT CIRCUITS, DATA LATCHES, SAMPLE REGISTERS
AND RECORD MEMORY FOR 16 CHANNELS OF A SINGLE DATA
BOARD.

NOTE: FOR CIRCUIT DESCRIPTION ALL REFERENCES WILL BE TO
THE CHANNEL F INPUT FOUND AT THE TOP OF SHEET 3 OF THE
SCHEMATIC. THE CIRCUITRY FOR THE OTHER 15 CHANNELS IS
IDENTICAL EXCEPT AS NOTED.

B. THE DIFFERENTIAL SIGNAL FROM THE PROBE (SHEET 3) IS
BUFFERED ONTO THE BOARD BY THE 10216 LINE RECEIVER/
BUFFER AT LOCATION 2B.

1. OUTPUT OF THE BUFFER IS PRESENTED TO THE 10121
GATES AT 2D.

C. CONTROL SIGNALS FROM THE MPU HOLDING REGISTERS (SHEET 7)
SELECT WHICH OF FOUR DATA SOURCES WILL BE PASSED THROUGH
TO THE SAMPLING CIRCUITRY.

THE DATA SOURCES ARE:

1. MEMORY DATA - THIS IS A RECIRCULATION OF THE CHANNEL MEMORY OUTPUT USED ONLY FOR SELF-DIAGNOSTIC PURPOSES. (MEMORY SELECT)
2. PROBE DATA - USED IN NORMAL INPUT MODE. (NORMAL SELECT)
3. MULTIPLEX DATA - DATA FROM THE HIGH ORDER CHANNELS IS ALSO ROUTED TO THE HIGH ORDER CHANNELS (F - 8). IN THIS CASE, CHANNEL F IS PAIRED WITH CHANNEL 7, ALLOWING SINGLE PROBING WHEN DE-MULTIPLEX IS SELECTED. (DEMUX SELECT)
4. DIAGNOSTIC DATA - SUPPLIED BY THE MPU FOR SELF-DIAGNOSTIC PURPOSES.

D. THE OUTPUT OF 2D IS PRESENTED TO THE CIRCUIT MADE UP OF 2E (10106), 2H (10130), AND 2J (10231). THIS CIRCUIT HAS THREE DIFFERENT MODES OF OPERATION.

1. SAMPLE MODE - PINS 6 AND 12 OF THE 10106 (LOCATION 2E) ARE HELD HIGH BY THE MPU, DISABLING THESE GATES IN SAMPLE MODE. 2H-6 AND 9 ARE HELD LOW BY THE MPU WHICH CAUSES THE OUTPUT OF THE LATCH TO FOLLOW THE INPUT ASYNCHRONOUSLY.

THE 10231 AT 2J IS THE SAMPLE REGISTER. THE INPUT DATA IS TRANSFERRED TO THE OUTPUT AND HELD AT THE RISING EDGE OF THE SAMPLE CLOCK ON PIN 9.

2. LATCH MODE - AS IN SAMPLE MODE GATE 2E IS DISABLED. PIN 6 OF THE 10130 (LOCATION 2H) IS HELD LOW, ALLOWING THE LATCH ENABLE CLOCK AT 2H-9 TO CONTROL THE LATCH.

WHEN LATCH CLOCK IS LOW, 2H IS TRANSPARENT AS IN SAMPLE MODE. WHEN LATCH CLOCK GOES HIGH, THE DATA THAT WAS TRUE AT THE CLOCK TRANSITION IS HELD AT THE OUTPUT.

THE 10231 SAMPLE REGISTER AT 2J FUNCTIONS THE SAME AS IN SAMPLE MODE.

3. GLITCH MODE - THE MPU SIGNAL "GLITCH DISABLE" IS LOW IN THIS MODE, ALLOWING THE OUTPUTS OF THE 10106 TO BE CONTROLLED BY THE INPUT DATA AND THE DATA IN THE SAMPLE REGISTER.

THE MPU SIGNAL "GLITCH ENABLE" IS HIGH IN THIS MODE, DISABLING THE D INPUT OF THE 10130 AT LOCATION 2H.

THE STATE OF THE LATCH OUTPUT IS THEN CONTROLLED BY THE OUTPUTS OF 2E VIA THE ASYNCHRONOUS SET AND RESET PINS.

E. SAMPLING CIRCUIT OPERATION IS AS FOLLOWS:

1. ASSUME THAT 2H-2 AND 2J-2 ARE HIGH TO START.
2. THE INPUT 2E-5 IS HIGH, DISABLING THE UPPER GATE WHICH GOES TO 2H-5.
3. THE INPUT 2E-13 IS LOW, ALLOWING ANY LOW INPUT SIGNAL TO RESET 2H-2 BY PLACING A HIGH ON 2H-4, THE DIRECT RESET.
4. 2H-2 REMAINS IN THIS NEW STATE REGARDLESS OF ANY ACTIVITY ON THE INPUT SIGNAL.
5. AT THE NEXT SAMPLE CLOCK, THE OUTPUT 2J-15 GOES TO A LOW AND;
6. THE UPPER GATE OF 2E IS ENABLED TO RESPOND TO A HIGH INPUT SIGNAL ONLY.
7. IF AT ANY TIME, THE INPUT SIGNAL GOES HIGH, THE SIGNAL 2D-3 GOES LOW AND 2E-3 GOES HIGH, SETTING THE OUTPUT OF 2H TO A HIGH FOR THE NEXT SAMPLE CLOCK.

F. BESIDES GOING TO THE "GLITCH-FEEDBACK COMPARISON GATES", THE OUTPUTS OF THE SAMPLE REGISTER GO TO THREE PLACES:

1. MULTIPLEXER 2L FOR MPU DIAGNOSTIC ACCESS.
2. TO PIPELINE REGISTER 2K.
3. THE INVERTED DATA FROM 2J-14 GOES TO THE CONTROL BOARD WORD RECOGNITION CIRCUITS.

G. THE "PIPELINE" CONSISTS OF TWO STAGES OF D REGISTERS CONTAINED IN THE 10176 AT 2K. THE SOURCE OF THE "PIPELINE CLOCK" DEPENDS ON THE CLOCK MODE SELECTED.

1. IN EXTERNAL MULTI-PHASE MODE, THE "PIPE CLOCK" IS THE SAME AS THE MASTER CLOCK (CONTROL CLOCK).
2. IN ALL OTHER MODES, THE PIPE CLOCK IS THE SAME AS THE SAMPLE CLOCK.

NOTE THAT THE DATA IN BOTH STAGES OF THE PIPELINE IS ALSO PRESENT AT THE MULTIPLEXERS FOR MPU DIAGNOSTIC ACCESS. (2L & 1L)

H. PIPELINE DATA IS PRESENTED TO THE INPUTS OF BOTH 6E AND 6D WHICH BEGINS TWO-WAY MEMORY MULTIPLEXING.

1. 6E AND 6D ACT AS PRE-MEMORIES AND ARE CLOCKED BY THE RISING EDGE OF THE SIGNALS $\overline{WE} \ 01$ AND $\overline{WE} \ 02$ RESPECTIVELY.
2. $\overline{WE} \ 01$ AND $\overline{WE} \ 02$ ARE 180° OUT OF PHASE, CAUSING SAMPLES TO BE STORED ALTERNATELY IN THE TWO 10422, 256 X 4 RAMS.


I. THE 10173 AT 5D DEMULTIPLEXES THE MEMORY. THE DATA OUT OF 5D GOES BACK TO THE 10121 INPUT SELECTORS FOR DIAGNOSTIC RECIRCULATION AND TO THE MULTIPLEXERS FOR MPU ACCESS.

- J. EACH PHASE OF THE MEMORY HAS ITS OWN ADDRESS COUNTER FOUND ON SHEET 1 OF THE SCHEMATIC. THE COUNTERS ADVANCE ON THE RISING EDGE OF THE WE SIGNALS.
- K. MEMORY CONTROL LOGIC IS FOUND ON SHEET 2 OF THE SCHEMATIC.
1. THE 100155 MUX LATCH AT 6H KEEPS TRACK OF CONTROL SIGNALS FROM THE MPU AND RECORD CONTROL BOARD.
6-H ALSO CONTROLS WHICH PHASE OF THE MEMORY WILL BE WRITTEN TO OR READ FROM NEXT VIA THE SIGNALS Ø1 AND Ø2 WHICH ALTERNATELY ENABLE 2 GATES OF THE 100101 AT 5J.
 2. WHEN USING AN INTERNAL CLOCK, THE "OLD TRACED" OUTPUT (PIN 2) FROM 6H COMBINES WITH "ASYNCH MODE" FROM THE MPU TO FORM "MEMORY ALIVE" WHICH ENABLES 5J - 5 & 9.
 3. WHEN EXTERNAL SAMPLE CLOCKS ARE SELECTED, "MEMORY ALIVE" IS DERIVED FROM THE MPU CONTROL SIGNAL "SYNCH MODE" AND "TRACED" FROM THE CONTROL BOARD. THE OUTPUTS 5J-5 AND 5J-9 ARE THE "WE" PULSES FOR THE RECORD MEMORIES.
 4. THE "HALTED" OUTPUT FROM THE 100155 DISABLES THE GATES AT 5K. THESE GATES PASS THE SAMPLE CLOCK AND SELECT THE SOURCE OF THE PIPE CLOCK.
 5. IC 6J DISTRIBUTES ALL CLOCKS AND THE "WE" SIGNALS. NOTE THAT THE WIDTH OF THE '173 CLOCKS AT 6J-10 IS SET BY A DIFFERENCE IN PROPAGATION DELAY WHEN THE SAME SIGNAL FEEDS BOTH INPUTS VIA TWO DIFFERENT PATHS.
- L. THE MPU INTERFACE IS FOUND ON SHEET 7 OF THE SCHEMATIC.
1. 8K, 9M, AND ASSOCIATED CIRCUITS DECODE THE MPU ADDRESS BUS.


2. THE 10124'S AT 6M, 7L, 10L AND 9K ARE TTL TO ECL LEVEL TRANSLATORS FOR THE DATA BUS.

THESE FEED THE INPUTS OF THE 10176 HEX D LATCHES WHICH HOLD THE CONTROL INFORMATION FROM THE MPU.

3. THE 10173'S AT 12M AND 13M MULTIPLEX THE LOWER 8 BITS OF THE "READ" DATA TO THE MPU.
4. THE 10125'S AT 1M, 2M, 3M, AND 11M ARE TTL TO ECL LEVEL TRANSLATORS.



BLOCK DIAGRAM
HIGH SPEED DATA AQUISITION AND CONTROL LOGIC



REV	ECO	DESCRIPTION	DATE	REV	ECO	DESCRIPTION	DATE
H	1823	REVISED PER ECO	1/1/82	E	1818	REVISED PER ECO	1/1/82
H	—	PROD REL, ERN #0207	1/1/82	F	1842	REVISED PER ECO	1/1/82
				G	1890	REVISED PER ECO	1/1/82

REV	ECO	DESCRIPTION	DATE
A	—	THE PILOT REL. ERN #0101	1/1/82
B	—	PILOT REL. ERN #0130	1/1/82
C	1717	CHG PER ECO	1/1/82
D	1718	CHG PER ECO	1/1/82

MAY 17 1982

REFERENCE PRINT

50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
NOT SCALE DRAWING					ORIGIN	DATE		
ALL DIMENSIONS ARE IN INCHES AND DECIMALS THEREOF					CHECKED			
TOLERANCE					PROJ. ENG.	1/7/82		
DIMENSIONS					MANUFACTURING	1/7/82		
SCALE					SIZE	PART NUMBER	REV	
2:1					D	0114-0110	H	

GOULD biomation

ASSY DATA PWB

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]

3737

NOTE: SHEET #8 is WAVE FORMS

- * * * - 51 Ω RESISTOR PACK to -2.V
- * * * = 100 Ω RES PACK TO -2.0V
- * - 75 Ω RESISTOR PACK to -2.V

<u>16 PIN ONLY</u>	<u>24 PIN / 16 PIN</u>
W1.)	W1.)
W2.)	W2.)
W3.)	W3.)
W4.)	

The diagram illustrates a 10216 memory array structure using three 10016 decoders (5A, 6A, 9A) and a 10216 decoder (9A). The decoders are connected to address lines (Q0-Q3), data lines (P0-P3), and control lines (PE, MR, CLK, CE). The diagram shows connections to various memory locations (e.g., **RP3-9, **RP29-8) and includes handwritten notes for address ranges and data widths.

Decoder 5A (10016):

- TC: 4
- Q3: 14
- Q2: 15
- Q1: 3
- Q0: 3
- PE: 5
- MR: 12
- CLK: 13
- CE: 6

Decoder 6A (10016):

- TC: 4
- Q3: 15
- Q2: 14
- Q1: 2
- Q0: 3
- PE: 5
- MR: 12
- CLK: 13
- CE: 6

Decoder 9A (10016):

- TC: 4
- Q3: 14
- Q2: 15
- Q1: 3
- Q0: 2
- PE: 5
- MR: 12
- CLK: 13
- CE: 6

Connections and Notes:

- Address Lines (Q0-Q3):**
 - Q3: 14, 15, 3, 3
 - Q2: 15, 14, 2, 3
 - Q1: 3, 2, 3, 2
 - Q0: 3, 2, 3, 2
- Data Lines (P0-P3):**
 - P3: 14
 - P2: 15
 - P1: 3
 - P0: 2
- Control Lines (PE, MR, CLK, CE):**
 - PE: 5
 - MR: 12
 - CLK: 13
 - CE: 6
- Memory Locations (RP):**
 - **RP3-9, **RP29-8
 - **RP3-8, **RP29-9
 - **RP3-7, **RP29-7
 - **RP3-2, **RP29-2
 - **RP3-3, **RP29-3
 - **RP3-4, **RP29-4
 - **RP3-5, **RP29-5
 - **RP3-6, **RP29-6
 - **RP3-4
 - **RP6-10, **RP28-5
 - **RP6-9, **RP28-4
 - **RP6-3, **RP28-3
 - **RP6-4, **RP28-6
 - **RP6-5, **RP28-7
 - **RP6-6, **RP28-8
 - **RP6-7, **RP28-9
 - **RP6-8, **RP28-10
- Handwritten Notes:**
 - (SH 3,4,5,6: 2/c)
 - (SH 3,4,5,6: 2/c)
 - (SH 2: 1/c)
 - (SH 7: 5/A) (10P) ADDR RESET
 - (SH 2: 1/c)
 - (SH 2: 6/c)
 - (SH 3,4,5,6: 2/B)
 - (SH 3,4,5,6: 2/B)

APR 11 1983

(MPU) LATCH CLOCK DIS 8-F=FORCE LATCH ENABLE 8-F
(MPU) LATCH CLOCK DIS 0-7=FORCE LATCH ENABLE 0-7
(MPU) MEMORY SELECT
(MPU) ADDR RESET

(MPU) FREEZE MEMORY

(MPU) HALT WHEN FULL

(MPU) FORCE ALIVE

P2-5B

P2-5a

(MPU) SELECT TRACED

(MPU) SYNC MODE

INPUT FOR E MEMORY ADDRESS ENABLE

(MPU) SYNC MODE

OLD TRACED

NOTE: CAUTION WHEN "FORCING 155 ENABLE TWO";
THE WRITE ENABLES MAY GO WILD UNLESS:
#1) "FORCE CLOCKS" IS TRUE BOTH OF THESE SHOULD BE
#2) "FREEZE MEMORY" IS TRUE TRUE BEFORE, DURING, AND
AFTER "FORCE 155 EN2" IS TRUE! J.L.A.

(MPU) FORCE 155 EN2

(MPU) FORCE CLOCKS

(MPU SELECT CC) MULTIPHASE MODE

(MPU SELECT SC) SINGLE PHASE MODE

P1-45
P1-46 CONTROL CLOCK
P1-42 SAMPLE CLOCK
P1-41

P1-43
P1-44 LATCH CLOCK = LATCH ENABLE
LATCH CLOCK DISABLE 8-F
LATCH CLOCK DISABLE 0-7
HIGH = LATCHED
LATCH CLK 8-F (SH 3,4,5,6:7/B)
LATCH CLK 0-7 (SH 3,4,5,6:7/A)

MAXIMUM DELAY ALLOWED (155 & HERE)
IS 7.0 ns for 100 MHz
MINIMUM = 2.3 ns for
COVER THE PULSE & 8,
DO TO SIGNAL IN COMMON.
(0.3 & 4.5 ns)

6 BITS OF STATUS
TO DIAGNOSTICS
(SH 7: 6/D, 4/D)

"FINISH"


(MPU) → (S: 7: 2/A, 3/A, 4/A, 5/A)

* = 75Ω RESISTOR VALUE

DATE	NUMBER	QTY	ENG SERV	DATE	QUALITY ASSUR	CODE	K101	SHEET	2	OF	5
APR 11 1983	0114-0111										
GOULD biomotion						TITL SCHEMATIC					
DATA BOARD (10422 type)						SCALE SIZE PART NUMBER REV					
D 0114-0111						K					

APR 11 1983

ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE



* 15A RESISTOR PACK TO -2V


*** 51A RESISTOR PACK TO -2V


DASH NO	NUMBER	QTY	ENG SERV	DATE	QUALITY ASSUR	SCALE	SU/L	PART NUMBER	REV


ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE


GOULD	10422	TYPE
SCHEMATIC		
DATA BOARD		
D 0114-0111		
K		

SHEET 3 OF 4









APR 11

DWD NO	0114-011	7	REV	1		
REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHRD	DATE

MPH READING FROM AND WRITING TO THIS BOARD

READ RESULT	BA3	BA2	BA1	WORD SELECTED	WRITE RESULTS
MEMORY CONTENTS	0	0	0	W0 Bm	NOT USED
OLD PIPELINE	0	0	1	W2 Bm	MODE SELECT
NEW PIPELINE	0	1	0	W4 Bm	INPUT & CLOCKS
DATA IN SAMPLE REG.	0	1	1	W6 Bm	DIAG DATA
STATUS	1	X	X	W8, Wm, Wc, We	NOT USED

NOTE: BA4 & BA5 DECODE IS A FUNCTION OF CARD SLOT ON MOTHER BOARD


MPU READING FROM THIS BOARD

(MY ADDRESS) (RD) ENABLES TRI-STATE ONTO BUS.
(MY ADDRESS) (BA3, BA2, BA1) SELECTS READ DATA.

NOTE: OLD DATA BOARD (7072): ZERO = STATUS!

W0B15	5	2	W0B15	DIAG F (SH 3: 8/D)
W0B14	6	3	*RP16-4	DIAG E (SH 3: 8/C)
	7	4	*RP15-5	DIAG D (SH 4: 8/D)
	8	5	*RP14-6	DIAG C (SH 4: 8/C)
1017C	11	13	*RP10-2	DIAG B (SH 5: 8/D)
	12	14	*RP10-3	DIAG A (SH 5: 8/C)
	9 CLK	15	*RP17-6	
	5	2		DIAG 9 (SH 6: 8/D)
	6	3	*RP20-6	DIAG 8 (SH 6: 8/C)
5H	7	4	*RP19-6	
	10	13	*RP19-8	DIAG 6 (SH 3: 8/B)
1017G	11	14	*RPE-2	DIAG 5 (SH 4: 8/B)
	12	15	*R10	DIAG 4 (SH 4: 8/B)
	9 CLK		*RP10-5	
	5	2		DIAG 3 (SH 5: 8/B)
	6	3	*R14	DIAG 2 (SH 5: 8/B)
9F	7	4	*RP17-8	DIAG 1 (SH 6: 8/B)
1017G	10	13	*R19	DIAG 0 (SH 6: 8/B)
	11	14	*RP19-5	
	12	15		
	9 CLK			

DATA BOARD WAVEFORMS



REPEATED PART

APR 11 1983

PART NUMBER		PART NAME		DESCRIPTION / SPECIFICATION		ITEM
DRAWN		DATE		GOULD biomation		
CHECKED				TITLE		
PROJ. ENG.				SCHEMATIC DATA BOARD		
MANUFACTURING				SCALE		
QUALITY ASSUR				SIZE		
DASH NO.		NUMBER		PART NUMBER		REV
NEXT ASSEMBLY		QTY		0114-0111		K
ENG SERV		DATE		CODE K107-B		
				SHEET 8 OF 8		

CONTROL BOARD
THEORY OF OPERATION

REFERENCE SCHEMATIC # 0114-0121

THE CONTROL BOARD CONTAINS ALL DECISION-MAKING LOGIC FOR CONTROL OF THE RECORDING PROCESS. THIS INCLUDES WORD RECOGNITION CIRCUITS, DELAY COUNTERS, AND THE LOGIC TO COMBINE DELAY CONDITIONS WITH DETECTED WORDS TO CAUSE THE UNIT TO STOP RECORDING, JUMP OR ADVANCE TO ANOTHER LEVEL WITH DIFFERENT RECORD PARAMETERS AND SELECTIVELY RECORD OR NOT RECORD THE INPUT DATA.

A. WORD RECOGNITION CIRCUITS ARE SHOWN ON SHEETS 1, 2, AND 3 OF THE SCHEMATIC.

1. WORD RECOGNITION IS ACCOMPLISHED SEPARATELY FOR SECTIONS A, B, AND C WITH THE SEPARATE WORDS BEING COMBINED IN THE WORD SELECTION CIRCUITS WHICH WILL BE DISCUSSED LATER.
2. THE SECTION C CIRCUIT, FOUND ON SHEET 3, WILL BE USED HERE AS AN EXAMPLE. SECTIONS A AND B ARE IDENTICAL TO SECTION C.

B. WORD RECOGNITION CIRCUIT OPERATION:

1. DATA FROM THE $\bar{Q}$ OUTPUTS OF THE SAMPLE REGISTERS ON THE C DATA BOARD ENTERS THE CONTROL BOARD VIA THE MOTHER BOARD AND IS SYNCHRONIZED WITH THE CONTROL CLOCK IN THE 10176 REGISTERS AT LOCATIONS 1H, 2H, AND 3H.
2. THE DATA OUT OF THE REGISTERS IS PRESENTED TO 4 OF THE 8 ADDRESS INPUTS AND TO EACH OF 4 10422 256 X 4 STATIC RAMS.
3. THE OTHER 4 ADDRESS LINES OF THE 10422'S ARE DRIVEN WITH "LEVEL", A 4-BIT NUMBER REPRESENTING THE LEVEL OF TRACE CONTROL.

4. THE 4 DATA OUTPUTS OF THE 10422'S CORRESPOND TO THE 4 COMBINATIONAL FUNCTIONS OF THE K101, "S", "J", "A", AND "T".
 5. THE MPU INITIALIZES THE RAM'S TO HAVE ZERO'S ONLY AT THOSE ADDRESS LOCATIONS AND BIT POSITIONS THAT CORRESPOND TO THE COMBINATIONS SELECTED BY THE OPERATOR FOR "S", "J", "A", AND "T" AT EACH LEVEL.
 6. THUS; THE RAMS ACT AS PROGRAMMABLE LOGIC ARRAYS WHICH RESPOND TO DIFFERENT "S", "J", "A", AND "T" COMBINATIONS AT EACH OF 16 LEVELS FOR A TOTAL OF 48 COMBINATIONS.
 7. THE 100101 OR GATE AT 3D COMBINES THE OUTPUTS FROM 4 RAM'S INTO THE SIGNALS "STOP C", "JUMP C", "ADVANCE C" AND "TRACE C".
 8. THE 10176 AT 2J IS A HOLDING REGISTER FOR MPU CONTROL SIGNALS USED DURING INITIALIZATION.
 9. THE 10164 AT 4C IS A MULTIPLEXER WHICH GIVES THE MPU ACCESS TO THE SECTION OUTPUTS FOR DIAGNOSTIC PURPOSES.
- C. WORD SELECTION CIRCUITS ARE FOUND ON SHEET 4 AND 5 OF THE SCHEMATIC. THE "STOP A, B, & C", "JUMP A, B, & C", "ADVANCE A, B, & C", AND "TRACE A, B, & C" SIGNALS ARE COMBINED WITH THE DELAY CONDITION SIGNALS " $\overline{T < D}$ ", " $\overline{T = D}$ ", AND " $\overline{T > D}$ " IN THESE CIRCUITS.
- FOR PURPOSE OF THIS DISCUSSION, ONLY THE "ADVANCE" SELECT CIRCUIT WILL BE CONSIDERED. THE "STOP", "JUMP" AND "TRACE" CIRCUITS OPERATE IN ESSENTIALLY THE SAME MANNER AS "ADVANCE".

1. THE SIGNALS "ADVANCE A, B, AND C" AND THEIR COMPLEMENTS ALONG WITH THE DELAY CONDITION SIGNALS " $\overline{T < D}$ ", " $\overline{T = D}$ ", AND " $\overline{T > D}$ " ARE PRESENTED TO THE INPUTS OF THE 100102'S AT 5C AND 5D.
2. EACH OF THE GATES IN 5D AND 5C IS ALSO FED WITH ONE OF THE OUTPUTS OF 4B, 5B, AND 6B, 10145A HIGH SPEED 4 X 16 RAM'S.
3. THE OUTPUTS OF 5C AND 5D ARE NOR'ED TOGETHER IN THE 100101 AT 5F, WHOSE INPUTS MUST BE LOW FOR "ADVANCE" TO GO HIGH.
4. "ADVANCE" WILL BE LOW IF ANY OF THE GATES OF 5C OR 5D HAVE LOWS ON ALL THREE INPUTS.
5. PIN 19 OF 5C AND 5D IS UNIVERSAL TO ALL GATES AND IS LOW AT ALL TIMES EXCEPT DURING DIAGNOSTIC TESTS OR ARM INITIALIZATION WHEN THE MPU CAN PULL IT HIGH TO "FORCE ADVANCE".

EXAMPLE OPERATION:

- ** ASSUME THE OPERATOR HAS SELECTED "ADVANCE IF DATA = A AND T = D".
 - ** FOR THIS SELECTION, THE MPU WOULD INITIALIZE THE 10145'S TO PLACE LOWS ON 5C-1, 17, AND 21 AND 5D-17 AND 24 AT THE APPROPRIATE "LEVEL".
 - ** THE CONTROLLING INPUTS TO THESE GATES BECOME "ADVANCE B", " $\overline{T < D}$ ", " $\overline{T > D}$ ", "ADVANCE C", AND "ADVANCE A".
 - ** IF ANY ONE OF THESE SIGNALS IS LOW — INDICATING THAT THE SELECTED EQUATION IS FALSE — THE OUTPUT OF THE GATE IT CONTROLS WILL BE HIGH, CAUSING "ADVANCE" TO BE TRUE AND "ADVANCE" TO BE FALSE.
6. THE ADDRESS INPUTS TO THE 10145A'S IS THE 4-BIT "LEVEL" NUMBER. THUS IT IS POSSIBLE TO SELECT A DIFFERENT "ADVANCE" EQUATION FOR EACH OF THE 16 LEVELS OF TRACE.

7. THE INPUTS TO THE 100101 AT 7D PARALLEL THE INPUTS TO 5F THAT ARE CONTROLLED BY THE WORD RECOGNITION LOGIC, DISREGARDING THE DELAY CONDITIONS.
8. THE OUTPUTS OF 7D ARE CALLED "EVENT" AND " $\overline{\text{EVENT}}$ ". THESE SIGNALS ARE USED TO CONTROL THE DELAY COUNTER IN EVENTS DELAY MODE.
9. THE 10176 REGISTERS AT 6A AND 7A ARE USED TO HOLD MPU CONTROL SIGNALS WHICH CAN FORCE "STOP", " $\overline{\text{STOP}}$ ", "JUMP", " $\overline{\text{JUMP}}$ ", "ADVANCE", " $\overline{\text{ADVANCE}}$ ", "TRACE", " $\overline{\text{TRACE}}$ ", "EVENT" AND " $\overline{\text{EVENT}}$ " TO A DESIRED LOGICAL STATE, OVERIDING THE NORMAL INPUT CONDITIONS.
10. THESE ARE USED DURING THE DIAGNOSTIC CHECKS AND THE ARM INITIALIZATION SEQUENCE.
11. 6A ALSO ENABLES THE 10231 AT 5A TO "FORCE ADVANCE" FOR ONE CLOCK PERIOD.

THIS IS USED FOR MANUAL ADVANCE AND TO BEGIN THE "ARMED" CYCLE WHEN THE UNIT ADVANCES OUT OF LEVEL F INTO LEVEL 0 ON THE FIRST CONTROL CLOCK.

D. THE LEVEL SWITCHING CIRCUIT IS FOUND ON SHEET 6 OF THE SCHEMATIC'S.

1. THE 100155 AT LOCATION 5G IS A QUAD MULTIPLEX LATCH. THE TWO SETS OF INPUTS TO THE LATCH COME FROM 10145A RAM'S AT LOCATIONS 5H AND 5J.
2. THE ADDRESS INPUT TO 5H AND 5J IS THE 4-BIT NUMBER "LEVEL".
3. 5H AND 5J ARE INITIALIZED BY THE MPU SO THAT AT ANY GIVEN LEVEL ADDRESS, 5H CONTAINS THE NUMBER OF THE NEXT SEQUENTIAL LEVEL AND 5J CONTAINS THE NUMBER OF THE USER SELECTED "JUMP-TO" LEVEL.
4. THE 100155 HAS TWO ENABLE INPUTS, BOTH OF WHICH MUST BE LOW FOR THE SELECTED INPUT TO BE TRANSFERRED TO THE OUPUTS AS THE NEXT "LEVEL".

- ONE OF THE ENABLES IS DRIVEN WITH THE CONTROL SIGNAL "JUMP OR ADVANCE", ALLOWING THE LEVEL TO CHANGE ONLY WHEN A "JUMP" OR "ADVANCE" CONDITION IS DETECTED.
- THE SECOND ENABLE IS A 3 NSEC PULSE DERIVED FROM THE CONTROL (MASTER) CLOCK.
- 5. THE NEW LEVEL THEN BECOMES THE NEW ADDRESS FOR THE LEVEL RAMS 5H AND 5J.
- 6. THE PROPOGATION DELAYS AROUND THE LOOPS ARE THAT MUCH GREATER THAN THE 3 NSEC LATCH ENABLE THAT GLITCH-FREE OPERATION OCCURS.
- 7. "JUMP" ON 5G PINS 16 AND 17 SELECTS WHICH SET OF INPUTS WILL BE LATCHED, THUS THE DECISION WHETHER TO JUMP OR ADVANCE GIVES PRIORITY TO JUMPING, EVEN IF THE "ADVANCE" CONDITION IS TRUE AT THE SAME TIME.

E. THE DELAY COUNTER CIRCUIT IS LOCATED ON SHEET 8 OF THE SCHEMATICS.

- 1. THE 10016'S AT 13-C AND 13-E FORM A SIMPLE PROGRAMMABLE SYNCHRONOUS COUNTER.
- 2. THE 10145A RAMS AT 14-C AND 14-F ARE ADDRESSED BY "LEVEL".

EACH ADDRESS IS INITIALIZED BY THE MPU WITH THE 2's COMPLEMENT PLUS 1 OF THE DELAY NUMBER FOR THE CORRESPONDING "LEVEL".

- 3. THE COUNTER CANNOT COUNT A DELAY SHORTER THAN 2.

FOLLOWING IS AN EXAMPLE OF CIRCUIT OPERATION WHEN THE COUNTER IS LOADED FOR THE SHORTEST POSSIBLE DELAY:

```
***** COUNTER LOADED TO FFFF (HEX)
***** THE COUNTER IS LOADED BY THE FIRST CLOCK AFTER ENTERING
A NEW LEVEL.
***** THEREFORE, FOR "DELAY TC" TO BECOME TRUE REQUIRES
2 CLOCKS; ONE TO ENTER THE NEW LEVEL AND ONE TO LOAD
THE DELAY COUNTER.
```


4. NOTE THAT THE OUTPUTS OF THE COUNTERS GO TO THE MULTIPLEXERS AT 12D AND 12E FOR MPU DIAGNOSTIC ACCESS.

F. THE RECORD CONTROL CIRCUITS ARE FOUND ON SHEET 7 OF THE SCHEMATICS.

1. THE IC'S AT LOCATIONS 12A, 12B, AND 14B STORE THE STATUS OF THE CONTROL BOARD PRIOR TO THE MOST RECENT CONTROL CLOCK.

NOTE THAT ALL OF THEIR OUTPUT SIGNAL NAMES ARE IN PAST TENSE.

2. THE INPUT CONDITIONS THAT CAUSED THEM TO BECOME TRUE MAY OR MAY NOT REMAIN TRUE AFTER BEING LATCHED.
3. THESE "REMEMBERED STATE" SIGNALS ARE DECODED AT 11D, 11C, 11B, 11A, 11F, AND 9B ALONG WITH "DELAY TOP COUNT" TO CONTROL THE DELAY STATUS BITS, "T D", "T D" AND "T D", TO STOP THE RECORDING AT THE CORRECT TIME AND TO CONTROL THE PROCESS OF SELECTIVE TRACE RECORDING.

4. THE 100155 MUX LATCH AT 12B HAS THREE INPUTS.

TWO OF THESE, "ADVANCE" AND "JUMP" ARE CONNECTED TO BOTH THE A AND B MUX INPUTS AND ARE CLOCKED TO THE OUTPUT REGARDLESS OF THE STATE OF THE MUX SELECTION CONTROL ON 12B-16 & 17.

THE TWO OUTPUT SIGNALS "ADVANCED" AND "JUMPED" ARE OR'ED TOGETHER FORMING "DELAY PE", WHICH ALLOWS THE DELAY COUNTER TO BE LOADED ON THE NEXT CLOCK, AND "ADVANCED OR JUMPED" WHICH IS USED TO CONTROL THE STATES OF THE DELAY CONDITION SIGNALS.

5. THE MUX SELECT CONTROL SIGNAL FOR 12B IS "EVENT MODE" WHICH IS AN OUTPUT OF THE 10145A RAM AT 13A.

THIS BIT IS HIGH AT THOSE LEVELS IN WHICH THE OPERATOR HAS SELECTED EVENTS DELAY MODE.

- IF "EVENTS MODE" IS LOW, THE A MUX INPUTS OF 12B ARE SELECTED, CAUSING 12B-9 TO LATCH LOW ON EVERY CLOCK.

WHEN "EVENTS MODE" IS HIGH, 12B-9 WILL LATCH LOW ONLY WHEN "EVENT" IS LOW.

6. THE SIGNAL AT 12B-9 IS CALLED "EVENTED".
"EVENTED" IS COMBINED WITH "OLD T D" (WHICH IS LOW IF T WAS LESS THAN D PRIOR TO THE LAST CLOCK) TO FORM "DELAY CE".

THUS, IN EVENTS DELAY MODE, THE DELAY COUNTER IS ONLY ALLOWED TO INCREMENT ONCE FOR EACH SAMPLE ON WHICH THE SELECTED EVENT COMBINATION WAS TRUE.

7. THE 100155 AT 14B ALSO HAS THREE INPUTS, TWO OF WHICH ARE CONNECTED TO BOTH THE A AND B MUX INPUTS.

"STOP" BECOMES "STOPPED" AFTER BEING CLOCKED THROUGH 14B AND CAUSES "ARMED" TO GO FALSE ENDING THE RECORDING PROCESS.

"TRACE" BECOMES "TRACED" AND "TRACED".

"TRACED" IS COMBINED WITH "ARMED" AND IS FED TO A BNC CONNECTOR ON THE INSTRUMENTS REAR PANEL AS "GATE".

"TRACED" IS ROUTED TO THE DATA BOARDS WHERE IT COMBINES WITH "ARMED" TO ALLOW THE SAMPLE WHICH CAUSED THE "TRACE" CONDITION TO BE RECORDED.

8. THE THIRD INPUT TO 14B IS "ADVANCE" WHICH IS CONNECTED ONLY TO A "B" MUX INPUT.

THE MUX CONTROL INPUT WHICH DETERMINES WHETHER "ADVANCE" WILL BE LATCHED IN 14B IS "END LEVEL", ONE OF THE OUTPUTS OF THE 10145A RAMS AT 13A.


9. "END LEVEL" WILL BE HIGH ONLY AT THE LEVEL SELECTED AS END LEVEL BY THE OPERATOR.

10. THE OUTPUT SIGNAL AT 14B-9 IS CALLED "ADVANCED AND ENDED" AND AS IT'S NAME IMPLIES, IT WILL BE TRUE ONLY IF "ADVANCE" AND "END LEVEL" ARE BOTH TRUE WHEN 14B IS CLOCKED.
- "ADVANCED AND ENDED" CAUSES "ARMED" TO GO FALSE, ENDING THE RECORDING PROCESS.
11. THE 10176 AT 12A HAS SIX INPUTS.
- ONE OF THESE, "CYCLE RESET" IS USED ONLY BY THE MPU DURING THE ARM INITIALIZATION CYCLE OR DURING SELF DIAGNOSTICS.
- THE OTHER FIVE INPUTS TO 12A COORDINATE THE SWITCHING OF THE DELAY STATUS BITS.
12. " $\overline{D=1 \text{ IF JUMP}}$ " AND " $\overline{D=1 \text{ IF ADVANCE}}$ " COME FROM THE 10145A RAM AT 13A.
- THESE SIGNALS PROVIDE A LOOK AHEAD FUNCTION TO PROVIDE DELAYS OF "ONE" WHICH THE 10016 DELAY COUNTER CAN NOT PROVIDE.
13. " $\overline{D=1 \text{ IF JUMP}}$ " AND " $\overline{D=1 \text{ IF ADVANCE}}$ " WILL BE LOW ONLY IF THE "NEXT LEVEL" (EITHER THE "JUMP-TO" OR THE "ADVANCE-TO" LEVEL OR BOTH) HAS A DELAY OF "ONE" SELECTED.
14. THE OUTPUTS OF 12A " $\overline{D=1 \text{ IF JUMPED}}$ " AND " $\overline{D=1 \text{ IF ADVANCED}}$ " ARE COMBINED WITH " $\overline{\text{JUMPED}}$ " AND " $\overline{\text{ADVANCED}}$ " RESPECTIVELY AT 11C AND 11D TO CAUSE " $\overline{T=D}$ " TO BECOME TRUE IMMEDIATELY UPON ENTERING A LEVEL WITH A DELAY OF "ONE" SELECTED.
15. " $\overline{T=D}$ ", " $\overline{T=D}$ ", AND " $\overline{T=D}$ " ARE CLOCKED THROUGH 12A TO BECOME " $\overline{\text{OLD } T=D}$ ", " $\overline{\text{OLD } T=D}$ ", AND " $\overline{\text{OLD } T=D}$ ".
- THESE THREE SIGNALS ALSO MUST BE PRESENT AT 11B, 11C, AND 11D TO INSURE PROPER CYCLING OF THE DELAY CONDITION BITS.
16. THE 10164 MULTIPLEXERS AT 12C AND 12F PROVIDE ACCESS FOR THE MPU TO DETERMINE RECORD CONTROL STATUS AND FOR SELF-DIAGNOSTICS.

G. THE MPU INTERFACE IS SHOWN ON SHEET 9 OF THE SCHEMATIC.

1. THE 74S85 AT 13H DECODES THE ADDRESS BUS TO
ENABLE THE INTERFACE ONLY WHEN THE CONTROL BOARD
IS ADDRESSED.
2. 11H, 8J, 7J, 3J, AND 10H PROVIDE TTL TO ECL LEVEL
TRANSLATION FOR THE 16 LINE ADDRESS/DATA BUS.
3. THE READ DATA FROM THE CONTROL BOARD IS MULTIPLEXED
DOWN TO ONLY FOUR LINES.
THESE ARE TRANSLATED FROM ECL TO TTL LEVELS BY 12H.
4. THE 10161 DEMULTIPLEXER AT 13G DECODES ADDRESS LINES
A1, A2, AND A3 ALONG WITH $\overline{WE}$ FROM THE MPU TO PROVIDE
"LOAD" SIGNALS FOR THE MPU PROGRAMMABLE HOLDING
REGISTERS, WORD DETECTION RAMS AND THE CONTROL RAMS.

REV NO 0114-0120		SR	REV	1																																			
<table border="1"> <thead> <tr> <th colspan="2">REVISIONS</th> <th>DWN</th> <th>CHKD</th> <th>DATE</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>PILOT RELEASE ERN N° 0130</td> <td>DB</td> <td></td> <td>5-1-81</td> </tr> <tr> <td>2</td> <td>REVISED PER ECO</td> <td>SR</td> <td></td> <td>5-1-81</td> </tr> <tr> <td>3</td> <td>REVISED PER ECO</td> <td>SR</td> <td></td> <td>5-1-81</td> </tr> <tr> <td>4</td> <td>REDRAWN</td> <td>SR</td> <td></td> <td>5-1-81</td> </tr> <tr> <td>5</td> <td>REVISED PER ECO</td> <td>SR</td> <td></td> <td>5-1-81</td> </tr> <tr> <td>6</td> <td>PROD REL. ERN 207</td> <td>KG</td> <td></td> <td>5-1-81</td> </tr> </tbody> </table>					REVISIONS		DWN	CHKD	DATE	1	PILOT RELEASE ERN N° 0130	DB		5-1-81	2	REVISED PER ECO	SR		5-1-81	3	REVISED PER ECO	SR		5-1-81	4	REDRAWN	SR		5-1-81	5	REVISED PER ECO	SR		5-1-81	6	PROD REL. ERN 207	KG		5-1-81
REVISIONS		DWN	CHKD	DATE																																			
1	PILOT RELEASE ERN N° 0130	DB		5-1-81																																			
2	REVISED PER ECO	SR		5-1-81																																			
3	REVISED PER ECO	SR		5-1-81																																			
4	REDRAWN	SR		5-1-81																																			
5	REVISED PER ECO	SR		5-1-81																																			
6	PROD REL. ERN 207	KG		5-1-81																																			




MAY 31 1983


-50 -40 -30 -20 -10		PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DO NOT SCALE DRAWING		DRAWN	DATE	1	
REMOVE ALL DIMS AND TOLERANCES		CHECKED	5-1-81		
TELEPHONE		PROJ/ENG	1-74		
MANUFACTURING		MANUFACTURING	1-74		
DASH NO		QUALITY ASSUR.	1-74		
NUMBER QTY		GOULD biomation			
NEXT ASSEMBLY		TITLE ASSEMBLY CONTROL BOARD			
		SCALE	SIZE	PART NUMBER	REV
		D	D	0114-0120	G
		CODE	A-010	SHEET	OF 1

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY						PART NUMBER	PART NAME	REF DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE				
	-60	-50	-40	-30	-20	-10										
19					-	12	1850-0088	IC	1F,1G,3F,3G,4F,4G, 7F,7G,8F,8G,9F,9G	10422						
20					10	10	1850-0089-10	IC	1B-8B, 8A, 9A		FIOI45ADC					
21					7	7	1850-0089-20	IC	5H,5J, 13A, 14C-14F		HDIO14S					
22					3	3	1850-0091		12B, 14B, 5G	100155						
23					1	1	1850-0100	IC	13G	10161						
24					122	122	4010-0103	CAP	C3-21, 24-119, 122, 123, 126, 128-131		.01 μ F, 100V					
25					9	9	4400-0043	CAP	C1, 2, 22, 23, 120, 121, 124, 125, 127		47 μ F, .6V					
26					1	1	1400-0019	TRANSISTOR	Q1	2N3906						
27					8	-	1850-0093	IC	4F, 4G, 7F, 7G, 8F 8G, 9F, 9G	10422						
28					6	6	3700-0033	RES PAK	RP 65, 67, 69, 70, 72, 74		3K/6.2K, 8 PIN SIP					
29					25	25	3700-0031	RES PAK	RPI-4, 6, 7, 27, 28, 40-42 51-53, 55-64, 66, L3		68 Ω , 8 PIN SIP					
30					44	44	3700-0032	RES PAK	RP 5, 9-26, 29-39, 76 43-50, 54, 55, 73, 75		68 Ω , 10 PIN SIP					
31					1	1	3000-2001	RESISTOR	R1		2K, 1/4w 5%					
32					1	1	-2006		R2		20 Ω					
33					1	1	-1800		R3		180 Ω					
34					1	1	-3300		R4		330 Ω					
35					1	1	3000-5106	RESISTOR	R5		51 Ω , 1/4w 5%					
36					12	12	6100-0137	SOCKET	ALL 10422		24 PIN (.4")					
REF. DRAWINGS								REV	DESCRIPTION				DATE	DWN	C&D	APPD
								G	REVISED PER ECO # 03512				12-15-82	J.G.	Y. J. H.	




REV NO 0114-0121		REV 4		REV F		1							
ZONE		REV		ECO#		DESCRIPTION		OWN		CHKD		DATE	
REVISIONS													
ZONE REV ECO# DESCRIPTION OWN CHKD DATE													
1													
2													
3													
4													
5													
6													
7													
8													
9													
10													
11													
12													
13													
14													
15													
16													
17													
18													
19													
20													
21													
22													
23													
24													
25													
26													
27													
28													
29													
30													
31													
32													
33													
34													
35													
36													
37													
38													
39													
40													
41													
42													
43													
44													
45													
46													
47													
48													
49													
50													
51													
52													
53													
54													
55													
56													
57													
58													
59													
60													
61													
62													
63													
64													
65													
66													
67													
68													
69													
70													
71													
72													
73													
74													
75													
76													
77													
78													
79													
80													
81													
82													
83													
84													
85													
86													
87													
88													
89													
90													
91													
92													
93													
94													
95													
96													
97													
98													
99													
100													




DO NOT SCALE DRAWING		DRAWN JWCARROLL 4-10-81		DATE		1	
CHECKED		PROJ. ENG.		MANUFACTURING		QUALITY ASSUR.	
DASH NO.		NUMBER		QTY		ENG. ENV.	
NEXT ASSEMBLY		DATE		CATE		QUALITY ASSUR.	
SCALE		SIZE		PART NUMBER		REV	
CODE		D		0114-0121		F	
SHEET 4		OF 7					


GOULD biomotion

CONTROL BOARD




-50				-40				-30				-20				-10				PART NUMBER				PART NAME				DESCRIPTION/SPECIFICATION				ITEM											
DO NOT SCALE DRAWING																DRAWN WJCAFCPOJ								DATE 4-2-81																			
REWORK ALL DIMENSIONS - HANG PLANT DRAWING MUST BE RE-DRAWN - HANG PLANT DATA AND ALL DIMENSIONS (SCALE PLANT DRAWING MUST BE RE-DRAWN)																CHECKED								GOULD  biomation																			
TO: GRAVE																PROJ. ENG								TITLE SCHEMATIC CONTROL BOARD																			
DRAWN INTERNAL 8" x 11" 1/2" KAP - Q10 1/2" x 11" 1/2" 1/2" x 11" 1/2"																MANUFACTURING								SCALE								SIZE D				PART NUMBER 0114-0121				REV F			
DASH NO				NUMBER				QTY				ENG SERV				DATE				QUALITY ASSUR				CODE				K O J				SHFE 55 GF 2											





50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
					GOULD	biomation		
					SCHEMATIC	(10477 TYPE)		
					CONTROL BOARD			
					SCALE	SIZE	PART NUMBER	REV
					D		0114-0121	F
					DATE	QUANTITY ASSUR		


REVISIONS				DATE
ZONE	REV	ECO#	DESCRIPTION	DATE
B			PILOT RELEASE ERN N° 0130	DB
C	1775		REVISED PER ECO	25 5 1961
D	1726		REVISED PER ECO	24 5 1961
D			REDRAWN	24 5 1961
E	1891		REVISED PER ECO	25 5 1961
E			PROD REL. ERN 207	30 6 68



HISTORY COPY


-50 -40 -30 -20 -10		PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DO NOT SCALE DRAWING		DATE	GOULD biomation		
DRAWN BY: [Signature]		CHECKED	TITLE: ASSEMBLY CONTROL BOARD		
PROVEN BY: [Signature]		DATE: 1/7/32	SCALE: 2:1		
DIMENSIONAL TOLERANCE		DATE: 7/72	PART NUMBER: 0114-0120		
DASH NO. 0114-0002		ENG SERV	CODE: K101-D		
NUMBER 1		DATE: 7/72	SHEET 1 OF 1		
NEXT ASSEMBLY		QUALITY ASSUR	REV: E		

ECB 12 1987



REVISIONS				
ZONE	REV	ECO#	DESCRIPTION	DATE
A			PILOT REL ERN0130	2/12
B	11725		REVISED PER ECO	5/2
C	11726		REVISED PER ECO	5/2
D	1184		REVISED PER ECO	8/13
D			PROD REL ERN N° 207	2/19


FEB 12 1982




- 2: C17 CLK 176B
- 2: C17 LEVEL 3B
- 2: C17 LEVEL 2B
- 2: C17 LEVEL 1B
- 2: C17 LEVEL 0B
- 2: C17 LEVEL 3A
- 2: C17 LEVEL 2A
- 2: C17 LEVEL 1A
- 2: C17 LEVEL 0A
- 4: A17 D11
- 4: A17 D10
- 4: A17 D9
- 4: A17 D8
- 2: C17 LOAD 6
- 2: B18 SELECT F-C
- 2: B18 SELECT 7-4
- 2: B18 SELECT B-B
- 2: B18 SELECT 3-0

NOTE:

- 1. ALL RESISTOR PAKS TIED TO (-2V) EXCEPT FOR RP 59, 69, 70, 72, 73, 75, 76, 77 TIED TO (+5V).
- 2. MAY USE HD10145 IC'S IN PLACE OF 10145A IC'S; ONLY IN LOCATIONS 5H, 5J, 13A, 14C-14F.



DASH NO.		NUMBER		DATE		TITLE		GOULD biomation	
1		2		3		4		5	
6		7		8		9		10	
11		12		13		14		15	
16		17		18		19		20	
21		22		23		24		25	
26		27		28		29		30	
31		32		33		34		35	
36		37		38		39		40	
41		42		43		44		45	
46		47		48		49		50	
51		52		53		54		55	
56		57		58		59		60	
61		62		63		64		65	
66		67		68		69		70	
71		72		73		74		75	
76		77		78		79		80	
81		82		83		84		85	
86		87		88		89		90	
91		92		93		94		95	
96		97		98		99		100	





FEB 12 1987

HISTORY COPY

NO	40	30	25	1-10	PART NUMBER	PART NAME	DESCRIPTION	ITEM
1					10176	IC	10176	1
2					10422	IC	10422	1
3					10176	IC	10176	1
4					10422	IC	10422	1
5					10176	IC	10176	1
6					10422	IC	10422	1
7					10176	IC	10176	1
8					10422	IC	10422	1
9					10176	IC	10176	1
10					10422	IC	10422	1
11					10176	IC	10176	1
12					10422	IC	10422	1
13					10176	IC	10176	1
14					10422	IC	10422	1
15					10176	IC	10176	1
16					10422	IC	10422	1
17					10176	IC	10176	1
18					10422	IC	10422	1
19					10176	IC	10176	1
20					10422	IC	10422	1
21					10176	IC	10176	1
22					10422	IC	10422	1
23					10176	IC	10176	1
24					10422	IC	10422	1
25					10176	IC	10176	1
26					10422	IC	10422	1
27					10176	IC	10176	1
28					10422	IC	10422	1
29					10176	IC	10176	1
30					10422	IC	10422	1
31					10176	IC	10176	1
32					10422	IC	10422	1
33					10176	IC	10176	1
34					10422	IC	10422	1
35					10176	IC	10176	1
36					10422	IC	10422	1
37					10176	IC	10176	1
38					10422	IC	10422	1
39					10176	IC	10176	1
40					10422	IC	10422	1
41					10176	IC	10176	1
42					10422	IC	10422	1
43					10176	IC	10176	1
44					10422	IC	10422	1
45					10176	IC	10176	1
46					10422	IC	10422	1
47					10176	IC	10176	1
48					10422	IC	10422	1
49					10176	IC	10176	1
50					10422	IC	10422	1


GOULD	biomation
TITLE	
SCHEMATIC	
CONTROL BOARD	
SCALE	DATE
D	





HISTORY COPY


50		RD		10		30		50		70		90		110		130		150		170		190		210		230		250		270		290		310		330		350		370		390		410		430		450		470		490		510		530		550		570		590		610		630		650		670		690		710		730		750		770		790		810		830		850		870		890		910		930		950		970		990		1010		1030		1050		1070		1090		1110		1130		1150		1170		1190		1210		1230		1250		1270		1290		1310		1330		1350		1370		1390		1410		1430		1450		1470		1490		1510		1530		1550		1570		1590		1610		1630		1650		1670		1690		1710		1730		1750		1770		1790		1810		1830		1850		1870		1890		1910		1930		1950		1970		1990		2010		2030		2050		2070		2090		2110		2130		2150		2170		2190		2210		2230		2250		2270		2290		2310		2330		2350		2370		2390		2410		2430		2450		2470		2490		2510		2530		2550		2570		2590		2610		2630		2650		2670		2690		2710		2730		2750		2770		2790		2810		2830		2850		2870		2890		2910		2930		2950		2970		2990		3010		3030		3050		3070		3090		3110		3130		3150		3170		3190		3210		3230		3250		3270		3290		3310		3330		3350		3370		3390		3410		3430		3450		3470		3490		3510		3530		3550		3570		3590		3610		3630		3650		3670		3690		3710		3730		3750		3770		3790		3810		3830		3850		3870		3890		3910		3930		3950		3970		3990		4010		4030		4050		4070		4090		4110		4130		4150		4170		4190		4210		4230		4250		4270		4290		4310		4330		4350		4370		4390		4410		4430		4450		4470		4490		4510		4530		4550		4570		4590		4610		4630		4650		4670		4690		4710		4730		4750		4770		4790		4810		4830		4850		4870		4890		4910		4930		4950		4970		4990		5010		5030		5050		5070		5090		5110		5130		5150		5170		5190		5210		5230		5250		5270		5290		5310		5330		5350		5370		5390		5410		5430		5450		5470		5490		5510		5530		5550		5570		5590		5610		5630		5650		5670		5690		5710		5730		5750		5770		5790		5810		5830		5850		5870		5890		5910		5930		5950		5970		5990		6010		6030		6050		6070		6090		6110		6130		6150		6170		6190		6210		6230		6250		6270		6290		6310		6330		6350		6370		6390		6410		6430		6450		6470		6490		6510		6530		6550		6570		6590		6610		6630		6650		6670		6690		6710		6730		6750		6770		6790		6810		6830		6850		6870		6890		6910		6930		6950		6970		6990		7010		7030		7050		7070		7090		7110		7130		7150		7170		7190		7210		7230		7250		7270		7290		7310		7330		7350		7370		7390		7410		7430		7450		7470		7490		7510		7530		7550		7570		7590		7610		7630		7650		7670		7690		7710		7730		7750		7770		7790		7810		7830		7850		7870		7890		7910		7930		7950		7970		7990		8010		8030		8050		8070		8090		8110		8130		8150		8170		8190		8210		8230		8250		8270		8290		8310		8330		8350		8370		8390		8410		8430		8450		8470		8490		8510		8530		8550		8570		8590		8610		8630		8650		8670		8690		8710		8730		8750		8770		8790		8810		8830		8850		8870		8890		8910		8930		8950		8970		8990		9010		9030		9050		9070		9090		9110		9130		9150		9170		9190		9210		9230		9250		9270		9290		9310		9330		9350		9370		9390		9410		9430		9450		9470		9490		9510		9530		9550		9570		9590		9610		9630		9650		9670		9690		9710		9730		9750		9770		9790		9810		9830		9850		9870		9890		9910		9930		9950		9970		9990		10010		10030		10050		10070		10090		10110		10130		10150		10170		10190		10210		10230		10250		10270		10290		10310		10330		10350		10370		10390		10410		10430		10450		10470		10490		10510		10530		10550		10570		10590		10610		10630		10650		10670		10690		10710		10730		10750		10770		10790		10810		10830		10850		10870		10890		10910		10930		10950		10970		10990		11010		11030		11050		11070		11090		11110		11130		11150		11170		11190		11210		11230		11250		11270		11290		11310		11330		11350		11370		11390		11410		11430		11450		11470		11490		11510		11530		11550		11570		11590		11610		11630		11650		11670		11690		11710		11730		11750		11770		11790		11810		11830		11850		11870		11890		11910		11930		11950		11970		11990		12010		12030		12050		12070		12090		12110		12130		12150		12170		12190		12210		12230		12250		12270		12290		12310		12330		12350		12370		12390		12410		12430		12450		12470		12490		12510		12530		12550		12570		12590		12610		12630		12650		12670		12690		12710		12730		12750		12770		12790		12810		12830		12850		12870		12890		12910		12930		12950		12970		12990		13010		13030		13050		13070		13090		13110		13130		13150		13170		13190		13210		13230		13250		13270		13290		13310		13330		13350		13370		13390		13410		13430		13450		13470		13490		13510		13530		13550		13570		13590		13610		13630		13650		13670		13690		13710		13730		13750		13770		13790		13810		13830		13850		13870		13890		13910		13930		13950		13970		13990		14010		14030		14050		14070		14090		14110		14130		14150		14170		14190		14210		14230		14250		14270		14290		14310		14330		14350		14370		14390		14410		14430		14450		14470		14490		14510		14530		14550		14570		14590		14610		14630		14650		14670		14690		14710		14730		14750		14770		14790		14810		14830		14850		14870		14890		14910		14930		14950		14970		14990		15010		15030		15050		15070		15090		15110		15130		15150		15170		15190		15210		15230		15250		15270		15290		15310		15330		15350		15370		15390		15410		15430		15450		15470		15490		15510		15530		15550		15570		15590		15610		15630		15650		15670		15690		15710		15730		15750		15770		15790		15810		15830		15850		15870		15890		15910		15930		15950		15970		15990		16010		16030		16050		16070		16090		16110		16130		16150		16170		16190		16210		16230		16250		16270		16290		16310		16330		16350		16370		16390		16410		16430		16450		16470		16490		16510		16530		16550		16570		16590		16610		16630		16650		16670		16690		16710		16730		16750		16770		16790		16810		16830		16850		16870		16890		16910		16930		16950		16970		16990		17010		17030		17050		17070		17090		17110		17130		17150		17170		17190		17210		17230		17250		17270		17290		17310		17330		17350		17370		17390		17410		17430		17450		17470		17490		17510		17530		17550		17570		17590		17610		17630		17650		17670		17690		17710		17730		17750		17770		17790		17810		17830		17850		17870		17890		17910		17930		17950		17970		17990		18010		18030		18050		18070		18090		18110		18130		18150		18170		18190		18210		18230		18250		18270		18290		18310		18330		18350		18370		18390		18410		18430		18450		18470		18490		18510		18530		18550		18570		18590		18610		18630		18650		18670		18690		18710		18730		18750		18770		18790		18810		18830		18850		18870		18890		18910		18930		18950		18970		18990		19010		19030		19050		19070		19090		19110		19130		19150		19170		19190		19210		19230		19250		19270		19290		19310		19330		19350		19370		19390		19410		19430		19450		19470		19490		19510		19530		19550		19570		19590		19610		19630		19650		19670		19690		19710		19730		19750		19770		19790		19810		19830		19850		19	





REFERENCE

-50 40 30 20 10				PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
C 100 100 100 100 100				DATE	GOULD  biometer		
REVISIONS				DATE	SCHEMATIC		
REVISIONS				DATE	CONTROL BOARD		
REVISIONS				DATE	SCALE		
REVISIONS				DATE	SIZE		
REVISIONS				DATE	CODE		
REVISIONS				DATE	SHEET		
REVISIONS				DATE	OF		



DEFERRED

FIG. 2 1087

HISTORY COPY

50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION SPECIFICATION	ITEM
					1. INT. & EX. 2. 24H			
					CHECKED			
					PHOTO ENG			
					MANUFACTURING			
					QUALITY ASSUR			
DASH NO	NUMBER	LOT	ENG SERV	DATE				
					SCALE	SIZE	PART NUMBER	REV
					1:1000	D	0114-0121	C
					CODE	K1010	SHEET 9 OF 9	

GOULD biomation
SCHEMATIC CONTROL BOARD

SWITCHING POWER SUPPLY
OPERATING THEORY

REFERENCE SCHEMATIC # 0285-0010

THE SWITCHING POWER SUPPLY PROVIDES FIVE VOLTAGES:

-5.2 V	AT	32 A
-2.0 V	AT	22 A
+5.0 V	AT	10 A
+15 V	AT	1.5 A
-15 V	AT	1.5 A

- A. THE SWITCHING REGULATOR CONTROLS THE -5.2 V DIRECTLY AND PROVIDES THE RAW DC VOLTAGES FOR LINEAR REGULATORS WHICH CONTROL THE OTHER OUTPUTS.
- B. REFERRING TO SHEET 1 OF THE SCHEMATIC, THE LINE VOLTAGE IS FILTERED AND APPLIED TO; AN OUTPUT PLUG WHICH DRIVES TWO FANS, TRANSFORMER T1, AND TO RECTIFIER CR35.
1. THE SECONDARY OUTPUT OF T1 IS RECTIFIED AND REGULATED BY Q1 AND VR1 TO SUPPLY ± 15 V TO POWER THE INTERNAL CONTROL CIRCUITS OF THE SUPPLY. (THESE ARE NOT OUTPUT VOLTAGES)
- C. SWITCH S3 PROVIDES 110/220 V SWITCHING FOR T1 AND THE FAN OUTPUT.
1. S3 ALSO CONTROLS THE OPERATION OF THE OUTPUT FILTERS ON CR35.
- WHEN S3 IS IN THE 110 V POSITION (OPEN) CR35, C12 AND C13 ARE CONNECTED AS A VOLTAGE DOUBLER TO PROVIDE ± 150 VDC UNREGULATED.
- WITH S3 CLOSED, C12 AND C13 SIMPLY PEAK FILTER THE RECTIFIED LINE OUTPUT FROM CR35.

D. RT 1 AND RT 2 ARE THERMISTORS.

1. THEIR HIGH RESISTANCE WHEN COLD SLOWS THE SURGE OF CURRENT TO CHARGE C12 AND C13 AT TURN-ON.
2. UNDER NORMAL OPERATING CONDITIONS, C12 AND C13 DISCHARGE VERY SLOWLY AFTER POWER-DOWN.
3. WHEN THE COVER IS REMOVED FOR MAINTENANCE, S2 OPENS, ENABLING Q4 WHICH ACTS AS A FAST DISCHARGE PATH WHEN POWER IS TURNED OFF.
4. OPTO-ISOLATOR U14 HOLDS Q4 OFF WHEN POWER IS ON.
5. THIS FAST DISCHARGE IS FOR PROTECTION OF SERVICE PERSONNEL.

E. CR4 AND CR5 ARE "TRANSORBS" WHICH PROTECT THE SWITCHING TRANSISTORS FROM LINE TRANSIENTS.

1. IF THE UNIT IS PLUGGED INTO 220 V WHEN S3 IS IN THE 110 V POSITION, THE "TRANSORBS" WILL SHORT, BLOWING THE FUSE, BUT PROTECTING THE SWITCHING TRANSISTORS.

F. THE SWITCHING REGULATOR IS AT LOCATION U8, A TL 494.

1. AN INTERNAL 40 KHz OSCILLATOR ALTERNATELY PULSES THE OUTPUTS AT U8 PINS 8 AND 11.
THESE PULSES ARE THE BASE DRIVE SIGNALS FOR SWITCHING TRANSISTORS Q7 AND Q8.
2. U8 VARYS THE OUTPUT PULSE WIDTH (AND THUS THE "ON TIME" OF Q7 & Q8) TO MAINTAIN CONSTANT FEEDBACK VOLTAGE FROM THE -5.2 VDC OUTPUT OF THE T6 SECONDARY RECTIFIERS.
3. Q5, Q6, T4, T5 AND ASSOCIATED COMPONENTS SHAPE AND COUPLE THE DRIVE SIGNALS TO THE BASES OF Q7 AND Q8.
4. Q7 AND Q8 SWITCH THE PRIMARY OF T6 BETWEEN PLUS AND MINUS 150 VDC AT A 20 KHz RATE.

- THIS HIGH FREQUENCY ALLOWS T6 TO BE RELATIVELY SMALL COMPARED TO A 60 HZ TRANSFORMER AND ALLOWS FOR PHYSICALLY SMALLER COMPONENTS FOR FILTERING THE RECTIFIED OUTPUTS.
5. T7, CR6, CR7, R17, R18, AND C14 ACT AS A SENSOR FOR PRIMARY CURRENT.
 6. THE VOLTAGE ON C14 IS PROPORTIONAL TO THE AVERAGE CURRENT IN THE PRIMARY WINDING.
 7. T6 HAS THREE SECONDARY WINDINGS WHO'S OUTPUTS ARE RECTIFIED AND FILTERED TO PROVIDE 5 DC VOLTAGES:
 - 5.20 V REGULATED
 - + 6.00 V UNREGULATED
 - 3.00 V UNREGULATED
 - 17.00 V UNREGULATED
 - +17.00 V UNREGULATED
 8. THE REGULATED -5.2 V OUTPUT IS FED TO THE OUTPUT OF THE SUPPLY VIA THE FILTER BOARD AFTER PASSING THROUGH R90, A 1.2 MILLI-OHM RESISTOR.
 9. R90 AND R95 ACT AS A CURRENT SENSOR.

THE VOLTAGE DIFFERENCE BETWEEN THE BOTTOM OF R95 AND THE OUTPUT SIDE OF R90 IS PROPORTIONAL TO THE CURRENT DRAWN FROM THE -5.2 V SUPPLY.
 10. THE 4 UNREGULATED VOLTAGES FROM THE SECONDARY RECTIFIERS GO TO LINEAR REGULATORS, SHOWN ON SHEET 3 OF THE SCHEMATIC, WHICH PROVIDES +5.0 V, -2.0 V, AND ± 15 VDC.
 11. THE OUTPUTS OF THE REGULATORS ARE ROUTED THROUGH CURRENT SENSE NETWORKS SIMILAR TO THE ONE ON THE -5.2 V SUPPLY AND THEN TO THE OUTPUTS ON THE FILTER BOARD.

G. THE POWER SUPPLY PROTECTION CIRCUITS ARE SHOWN ON SHEET 4 OF THE SCHEMATIC.

1. THE SUPPLY IS DESIGNED TO TURN ITSELF OFF IN CASE OF OVER TEMPERATURE, HIGH OR LOW LINE VOLTAGE, PRIMARY OVER CURRENT, OR OVER CURRENT ON ANY OF THE 5 OUTPUT VOLTAGES.
2. THE OUTPUTS OF U3 AND U4 WILL GO HIGH ANY TIME THE CURRENT THROUGH THE SENSE RESISTORS ON THE REGULATED SUPPLIES EXCEEDS THE PRESET THRESHOLDS.
THIS HIGH IS LATCHED IN U2 AND THEN U5 BY THE 40 KHZ CLOCK FROM THE TL494.
3. U5 PIN 13 GOING HIGH RESETS U6, CAUSING U6 PIN 8 TO GO HIGH FOR .4 SECONDS
4. A HIGH ON ANY OF THE INPUTS OF U11 CAUSES "SUPPLY ENABLE" TO GO FALSE, SHUTTING OFF THE TL494 OUTPUTS.
5. AFTER THE .4 SECOND PULSE GOES AWAY, THE SUPPLY WILL ATTEMPT TO RE-START BUT WILL SHUT DOWN AGAIN IF THE FAILURE STILL EXISTS.
6. WHEN A PRIMARY OVER-CURRENT CONDITION IS DETECTED, U9-1 GOES HIGH SETTING U5-13 HIGH RESETTING U6 WHICH AGAIN ALLOWS THE SUPPLY TO ATTEMPT A RE-START AFTER .4 SEC.
7. U9 PINS 8 & 7 GO LOW FOR INPUT OVER AND UNDER VOLTAGE, RESPECTIVELY.
EITHER OF THESE GOING HIGH CAUSES U10-3 TO GO HIGH.
8. U10-3 DRIVES U-11 DIRECTLY AS DOES THE OVERTEMPERATURE SENSOR, S1.





THUS, THERE IS NO AUTOMATIC RE-START ATTEMPT FOR THESE FAILURE CONDITIONS.

H. U10, Q10 AND THEIR ASSOCIATED COMPONENTS PROVIDE A RESET SIGNAL TO THE MPU IN THE K101 EACH TIME THE SUPPLY SHUTS OFF OR TURNS ON AND WHEN THE POWER IS TURNED OFF.

THE K500 DOES NOT USE THIS SIGNAL.

THE K101 USES THE POWER-DOWN RESET TO FACILITATE SAVING THE CURRENT INSTRUMENT STATUS ON TURN-OFF.

REVIEWS				DSN	CHKD	DATE
ZONE	REV	ECO#	DESCRIPTION			
B	~		PILOT REL PER ERN 0197	AS	JH	1/1/82
C	2236		REVISED PER ECO.	AS	RD	1/1/82
D	2234		REVISED PER ECO.	AS	RD	1/1/82
E	2237		REVISED PER ECO.	AS	RD	1/1/82
F	2210		REVISED PER ECO.	AS	RD	1/1/82
G	2607		REVISED PER ECO.	AS	RD	1/1/82




JUL 12 1982

REFERENCE PRINT

CHASSIS ASSY DETAIL
(SEE SHEET 2 FOR COVER ASSY & WIRING)

50	40	30	20	10	PART NUMBER	REVISION	DESCRIPTION/SEE HEADING	ITEM
1	1	1	1	1	GOULD	DATE 2/2/82	biomation	1
1	1	1	1	1	GOULD	DATE 2/2/82	TOP ASSY	1
1	1	1	1	1	GOULD	DATE 2/2/82	KIOI/K500 RWR SUPPLY	1
1	1	1	1	1	GOULD	DATE 2/2/82	SCALE SIZE PART NUMBER	1
1	1	1	1	1	GOULD	DATE 2/2/82	D 0114-0320	1
1	1	1	1	1	GOULD	DATE 2/2/82	QUALITY ASSUR	1
1	1	1	1	1	GOULD	DATE 2/2/82	CODE	1

REVISIONS				DWN	CHD	DATE
ZONE	REV	ECO	DESCRIPTION			
			SEE SHT 1			



WIRE LIST			
WIRE NO	FROM	TO	DESCRIPTION
1	S3-5	E7 PWR SUPP PWA	BLU/BLK PART OF
2	S3-8	E8	BLU/BLK ITEM 3
3	S3-4	E9	WHT/BRN
4	S3-7	E10	WHT/BRN
5	S3-1	E14	BLK
6	S3-2	E13 PWR SUPP PWA	GRY
7	J1-2	E18 PWR SUPP PWA	WHT/BRN PART OF
8	J1-4	E17 PWR SUPP PWA	BLU/BLK ITEM 3
9	E54 PWR SUPP PWA	CR301+	YEL PART OF
10	E55	CR301-	BLK
11	E16	CR301-R (AC)	ORG ITEM 1
12	E15 PWR SUPP PWA	CR301-L (AC)	VIO
13	E50 PWR SUPP PWA	R301-A	BRN
14	E51	R301-B	BRN PART OF
15	E52	R302-A	WHT ITEM 1
16	E53 PWR SUPP PWA	R302-B	WHT
17	E19 PWR SUPP PWA	CR301-	BRN PART OF
18	E20	CR301+	RED ITEM 1
19	E21	CR302-	BRN
20	E22 PWR SUPP PWA	CR302+	RED
21	E36 PWR SUPP PWA	CR306-A	WHT/BLK. SOLDER SAME
	E36 PWR SUPP PWA	CR307-A	WIRE 2 PL AS A BRIDGE.
22	E38 PWR SUPP PWA	CR304-B	YEL. SOLDER LUGS &
	E38 PWR SUPP PWA	CR305-B	WIRE AS SINGLE JOINT.
23	E40 PWR SUPP PWA	CR303-A	WHT/RED. SOLDER SAME
	E40 PWR SUPP PWA	CR302-A	WIRE 2 PL AS A BRIDGE.
24	E14 FILTER PWA	E62 PWR SUPP PWA	BRN
25	E13	E66	RED } ITEM 10
26	E12 FILTER PWA	E65 PWR SUPP PWA	ORG
27	E9 FILTER PWA	E41 PWR SUPP PWA	BLK
28	E10	E42	BLK } ITEM 9
29	E7	E43	BRN
30	E8	E37	YEL
31	E11 FILTER PWA	E44 PWR SUPP PWA	LT BLU
32	E1 FILTER PWA	E33 PWR SUPP PWA	BRN
33	E2	E30	RED
34	E3	E31	ORG
35	E4	E32	YEL } ITEM 11
36	E5	E34	LT BLU
37	E6 FILTER PWA	E35 PWR SUPP PWA	GRN
38	T6 (-2V LEAD)	CR303-B	-2V LEADS ARE EITHER
39	T6 (-2V LEAD)	CR302-B	OF TWO FLYING LEADS FROM
			BOTTOM SIDE OF T6
40	T6 (-5V LEAD)	CR306-C	-5V LEADS ARE EITHER
41	T6 (-5V LEAD)	CR307-C	OF TWO FLYING LEADS FROM
			TOP SIDE OF T6
42	FILTER -G	L16	GRN. MTD ON FACE PLATE FILTER
43			
44			
45			
46			

50	40	30	20	10	DATE	1
CHECKED: DATE: 7-11-82					TITLE: COULD biomation TOP ASSY K101/K500 POWER SUPPLY	
PROJECT: DATE: 7-11-82					SCALE: D 0114-0320	
MANUFACTURING: DATE: 7-11-82					SHEET 2 OF 2	
QUALITY ASSUR: DATE: 7-11-82						

ASSEMBLY TIME	COMPONENT LEAD SPACING

LIST OF MATERIAL
TOP ASSEMBLY
POWER SUPPLY
K101/K500

[illegible][illegible][illegible]


ASSEMBLY TIME	COMPONENT LEAD SPACING


[illegible]

[illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING


QTY	NO.	DESCRIPTION	REV	DATE	BY	CHKD	APPD
1	91	WIRE					
1	92	WIRE					
1	93	WIRE					
1	94	WIRE					
1	95	WIRE					
1	96	WIRE					
1	97	WIRE					
1	98	WIRE					
1	99	WIRE					
1	100	WIRE					
1	101	WIRE					
1	102	WIRE					
1	103	WIRE					
1	104	WIRE					
1	105	WIRE					
1	106	WIRE					
1	107	WIRE					
1	108	WIRE					





APR 11 1983

PART NUMBER				PART NAME				DISCRIPTION SPECIFICATION				ITEM			
0114-0091				SCHEMATIC				GOULD biomation							
TITLE				SCHEMATIC				SOFT START POWER SUPPLY							
SCALE				SIZE				PART NUMBER				REV			
D				0114-0091				P							
DASH NO				NUMBER				QTY				ENG SERV			
1				1				1				1			
DATE				QUALITY ASSUR				DATE				DATE			
1				1				1				1			




APR 11 1983

REFERENCE PRINT

-50 -40 -30 -20 -10		PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DASH NO NUMBER QTY NEXT ASSEMBLY		DATE 7/17/81 CHECKED PROJ ENG MANUFACTURING QUALITY ASSUR	GOULD biomotion TITLE SCHEMATIC SOFT START POWER SUPPLY SCALE SIZE PART NUMBER 0114-0091 REV P SHEET 4 OF 4		

ZONE	REV	ECOF	DESCRIPTION	DATE	CHG	DATE
A	-	-	REVISED	10/1/81	1	10/1/81
B	-	-	PILOT REL. PWR LHM * 0197	8/5	11	10/1/81
C	7/27/81	-	REVISED PWR LHM	8/5	11	10/1/81
D	2/2/82	-	REVISED PWR LHM	8/5	11	10/1/81




NOTES: UNLESS OTHERWISE SPECIFIED-
 1. MARK LATEST REVISION LETTER WHERE SHOWN.
 2. SCHEMATIC REF: 0114-0361.

REFERENCE PRINT

APR 16 1982

				PART NUMBER		PART NAME		DESCRIPTION/SPECIFICATION		ITEM	
-50 -40 -30 -20 -10				DRAWN		DATE					
DO NOT SCALE DRAWING				WELDED		8-6-82					
REWORK ALL B AND SHARP (225)				CHECKED				GOULD		biomotion	
REWORK ALL B AND SHARP (225)				PROJ. ENG.				TITLE		ASSY,	
REWORK ALL B AND SHARP (225)				MANUFACTURING				FILTER, BD, PWR SUPPLY			
REWORK ALL B AND SHARP (225)				QUALITY ASSUR				SCALE		SIZE	
REWORK ALL B AND SHARP (225)				CODE				PART NUMBER		REV	
DASH NO				NUMBER		QTY		D		0114-0360	
NEXT ASSEMBLY				ENG SERV.		DATE					
								SHEET		1 OF	


REVISIONS				
ZONE	REV	ECO#	DESCRIPTION	OWN
A			PROTOTYPE	
B			PILOT REL PER ERN 0197	
B	2023		REV'D PER ECO	




NOTES UNLESS OTHERWISE SPECIFIED

1. ALL RESISTOR VALUES ARE IN OHMS; $\frac{1}{4}W$; 5%.
2. ALL CAPACITORS ARE .1uF; 50V
3. LED'S DS1-5 ARE GREEN, DS6-10 ARE RED.
4. L6 IS ON ANALOG WIRE ASSY 0114-0367.
5. L7 IS ON DIGITAL WIRE ASSY 0114-0366.
6. ANALOG GROUND ∇ E14
7. DIGITAL GROUND $\perp$ E9,10
8. CHASSIS GROUND $\text{---}\text{---}\text{---}$

REFERENCE PRINT
JUL 12 1982




RESET E6 J1-1; J3-1 RESET





-50		-40		-30		-20		-10	
PART NUMBER									
PART NAME									
DATE									
DRAWN									
CHECKED									
TOLERANCE									
PROJ. ENG.									
MANUFACTURING									
QUALITY ASSUR.									
DATE									
DASH NO.									
QUANTITY									
ENG. SERV.									
TITLE									
SCALE									
SIZE									
PART NUMBER									
REV									
CODE									

DWG NO 0114-0330		REV	C
REVISIONS			
ZONE	REV	ECO #	DESCRIPTION
A	-	PROTOTYPE	
B	-	PILOT REL PER ERN 0197	
C	2236	REVISED PER ECO.	



REFERENCE PRINT



NOTES:
 1. USE OF THERMAL COMPOUND REQ'D BETWEEN MICA WASHER AND HEATSINK.

FRD	TO	AWG	DESCRIPTION
CR307-3	CR305A	16	ORG 1/4"
CR306-3	CR304A	16	BLK 1/4"

-50 -40 -30 -20 -10		PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	1
DRAFT BY: [Signature] CHECKED: [Signature] DATE: 9/10/81		GOULD biomotion TITLE: HEATSINK ASSEMBLY			
DIMENSIONAL 1" = 25.4 mm 1/16" = 1.5875 mm 1/32" = 0.79375 mm 1/64" = 0.394375 mm		SCALE: 1/1 SIZE: D PART NUMBER: 0114-0330 REV: C CODE: SHEET 1 OF 1			
DASH NO: 0114-0330 NUMBER: 1 QTY: 1 NEXT ASSEMBLY:		MANUFACTURING: [Signature] DATE: [Blank] QUALITY ASSUR: [Blank]			

MAR 08 1982

ASSEMBLY TIME	COMPONENT LEAD SPACING

DRAWN	MBS	CHECKED	J. W. Chon	DATE 6-29-81
ENGINEER				10-15-81
MANUFACTURING				
QUALITY ASSURANCE				
DASH NO.	-7D	NUMBER	0114-0320	QTY
		NEXT ASSEMBLY		

biomation

B	0114-0330	REV C
CODE		SHEET / OF /

LIST OF MATERIAL

HEAT SINK ASSY

MODEL KID/K500

LIST OF MATERIAL

HEAT SINK ASSY

B	0114-0330	REV C

CODE	SHEET) OF /

[illegible]

WIRE LIST			
WIRE NO.	FROM	TO	DESCRIPTION
1	E1 FILTER PWB.	E1 PS PWB	BRN
2	E2	E2	KED
3	E7	E7	ORG
4	E4	E4	VEL
5	E5	E5	LT BLU
6			
* 7	E14	E7	VIO
8	E6	E8	BRN
9	E7	E9	RED
10	E13	E10	ORG
11	E8	E11	VEL
12	E9	E12	LT BLU
13	E10	E13	BRN
14	E11	E14	RED
15	E12	E15	ORG
16	E16 PS PWB	S1-1 HEAT SINK	BRN
17	E17 PS PWB	S1-2 "	RED
18	E15 FILTER BD.	E70 PS PWB	VIO
20	E20 PS PWB	CR33 (-)	BLK
21	E21	" (L)	VIO
22	E22	" (+)	VEL
23	E23	" (R)	ORG
24			
25	J1-2 FACE PLATE	E25 PS PWB	WHT BRN
26	E26 PS PWB	PWR GND	GRN/YEL
27	J1-4 FACE PLATE	E27 PS PWB	BLK/BLU
28	E28 PS PWB	C12 (-) HEAT	KED
29	E29	C12 (+) SINK	BRN
30	E30	C13 (-) "	RED
31	E31	C13 (+) "	BRN
38	T6	CR42 (C) HEAT	BLK 3
39	E39	CR40 (C) SINK	WHT
40	E37	CR43 (A)	YEL
41	E40	CR41 (C)	RED
42	E60	CR44 (A)	RED
43	T6	CR41 (C)	BLK 3
44	E42	CR41,40 (A)	BLU
45	E43	CR41,42 (A)	VEL
46	E44	CR43,44 (C)	WHT/RED
601	E61	S1-NO	BRN
602	E62	S1-COM	RED

* -20 ONLY

NOTES:

- SOLDER LUGS ON DIODES TO HAVE A MIN. OF .100 CLEARANCE TO HEAT SINK & TOP COVER.
- WIRES TO BE 7-10 INCHES LONG TO ALLOW FOR SERVICE LOOP. SHRINK TUBE ALL CONNECTIONS AT S3 TO PREVENT SHORTS.
- BLACK WIRES FROM T6 ARE INTERCHANGABLE.

S3 WIRE LIST AND DETAIL [2]

WIRING LIST (20 AWG WIRE)

FROM TO
S3-1 E66
S3-2 E69
S3-3 S3-6
S3-4 E63
S3-5 E64
S3-7 E68
S3-8 E67





S3
TOGGLE SWITCH
REAR VIEW

KEYSLOT THIS SIDE.




DASH NO.		NUMBER	QTY	ENG SERV	DATE	QUALITY ASSUR	PART NUMBER		PART NAME	DESCRIPTION/SPECIFICATION	ITEM
50		40	30	-20	-10	DRAWN		DATE			
DO NOT SCALE DRAWING		CHECKED		PROJ ENG		MANUFACTURING		GOULD biomotion			
TOLERANCE		TITLE SIZE		SCALE		SIZE		PART NUMBER		REV	
1:1		1/8"		1:1		D		0201-1113		S	
DASH NO.		NUMBER		QTY		ENG SERV		DATE		SHEET OF 2	

ASSEMBLY TIME	COMPONENT LEAD SPACING

DWG. NO 022-10173			REV 1		REV 2			1		
REVISIONS										
ZONE	REV	ECO#	DESCRIPTION			DWN	CHNG	DATE		
	C	3600A	REVISED PER ECO			11/1	11/1	4/4/78		
	B	1472	REVISED PER ECO			11/1	11/1	11/1/78		
	C	1476	CANCELLED (NO CHANGE TO ASSY)			11/1	11/1	11/1/78		
	D	1547	REVISED PER ECO			11/1	11/1	11/1/78		
	E	1547	REVISED PER ECO			11/1	11/1	11/1/78		
	F	1696	REVISED PER ECO			11/1	11/1	11/1/78		
	F	1696	EVOLUTION RELEASE			11/1	11/1	11/1/78		
	G	1704	NO CHANGE (ECO ERROR)			11/1	11/1	11/1/78		
	H	1789	REVISED PER ECO			11/1	11/1	11/1/78		
	J	1834	REVISED PER ECO			11/1	11/1	11/1/78		
	K	1665	REVISED PER ECO			11/1	11/1	11/1/78		
	L	2418	REVISED PER ECO			11/1	11/1	11/1/78		
	M	2434	REVISED PER ECO NO			11/1	11/1	11/1/78		
	N	2733	REVISED PER ECO NO			11/1	11/1	11/1/78		
	P	3583	REVISED PER ECO NO			11/1	11/1	11/1/78		



INSTALL RTV AS SHOWN BELOW



REFERENCE PRINT
APR 22 1983

NOTES: UNLESS OTHERWISE SPECIFIED:
1 MYLAR TAPE, ITEM 21, TO BE PLACED ON CAPACITORS, ITEM 7, BEFORE BRACKETS, ITEM 6.

-50 -40 -30 -20 -10				PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DO NOT SCALE DRAWING				CHANN	DATE		
BEFORE ALL DIMS AND TOL'S ARE				CHECKED	5/24/81		
UNDER AND OVER DIMS APPLY				PROJ ENG			
SURFACE FINISHES				MANUFACTURING			
TOLERANCE				QUALITY ASSUR			
DIMENSIONAL				DATE			
X 1 020 100 100 100							
X 1 020 100 100 100							
DASH	NUMBER	QTY	ENG SERV	DATE			
NEXT ASSEMBLY							

GOULD **biomotion**

TITLE: **ASSY, HEATSINK**

SCALE: **D** SIZE: **173** PART NUMBER: **173** REV: **Q**

COOD: **45713** SHEET: **1** OF **1**


APR 22 1983

APR 22 1983

[illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]



REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	A		PILOT REL PER ERN NO 0082	SWC	RD	11/18/81
	B	1522	REVISED PER ELO	ME	RD	5/11/82
	B		PROD REL PER ERN #0128	SR	RG	4/10/81
	C	1670	REVISED PER ECO	SWC	JD	4/20/81

				PART NUMBER		PART NAME		DESCRIPTION/SPECIFICATION		1
-50	-40	-30	-20	-10						ITEM
					DO NOT SCALE DRAWING	DRAWN	DATE	GOULD  biomation		
					REMOVE ALL BURRS AND SHARP EDGES DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT SURFACE ROUGHNESS	SWC/ARROLL	11/18/80			
					TOLERANCE	CHECKED	4/15/81	TITLE ASSEMBLY FACE PLATE		
					DIMENSIONAL 3 - 1 ANGLES XX - 0.05 - 1 - XXX - 0.10	PROJ. ENG. W. J. Hill	4/15/81			
-10	0285-0156	1			MANUFACTURING S. Charbon	4-10-81	SCALE N/A			REV C
-10	0285-0156	1			QUALITY ASSUR					
DASH NO.	NUMBER	QTY	ENG. SERV.	DATE	CODE 2850 P. 1.15 SHEET 1 OF 1					
	NEXT ASSEMBLY		P. Supon	4/15/81						

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QTY	DESCRIPTION	UNIT	PRICE	TOTAL	DATE	BY	CHK	APPROV
1	1	FACE PLATE	PCB	1.00	1.00				
2	1	FACE PLATE	PCB	1.00	1.00				
3	1	FACE PLATE	PCB	1.00	1.00				
4	1	FACE PLATE	PCB	1.00	1.00				
5	1	FACE PLATE	PCB	1.00	1.00				
6	1	FACE PLATE	PCB	1.00	1.00				
7	1	FACE PLATE	PCB	1.00	1.00				
8	1	FACE PLATE	PCB	1.00	1.00				
9	1	FACE PLATE	PCB	1.00	1.00				
10	1	FACE PLATE	PCB	1.00	1.00				
11	1	FACE PLATE	PCB	1.00	1.00				
12	1	FACE PLATE	PCB	1.00	1.00				
13	1	FACE PLATE	PCB	1.00	1.00				
14	1	FACE PLATE	PCB	1.00	1.00				
15	1	FACE PLATE	PCB	1.00	1.00				
16	1	FACE PLATE	PCB	1.00	1.00				
17	1	FACE PLATE	PCB	1.00	1.00				
18	1	FACE PLATE	PCB	1.00	1.00				

DATE: 11/15/75

BY: [Signature]

CHK: [Signature]

APPROV: [Signature]

LIST OF MATERIAL

ASSEMBLY

FACE PLATE

biomation

B | 0285-0196

ASSEMBLY TIME	COMPONENT LEAD SPACING

		DATE 11/80		LIST OF MATERIAL ASSY, PWR SUPPLY FILTER BOARD	B	0285-0160	REV F	SHEET / OF /	CODE	MODEL: 2850, KOL, K500
DRAWN	SAWILL	5/29/81								
CHECKED	RG	9/5/81								
ENGINEER	K. D. (2nd)	6/3/81								
MANUFACTURING	K. D. (2nd)	6/3/81								
QUALITY ASSURANCE	W. A. (2nd)	6/3/81								
DASH NO.	0285-0003	1	QTY							
			NEXT ASSEMBLY							

LIST OF MATERIAL
ASSY. PWR SUPPLY
FILTER BOARD


B	0285-0160	REV F
CODE	SHEET	OF

MODEL 7950-KA01-K500 CODE

SHEET / OF

L

D
C
B
A



REVISIONS					
ZONE	REV	ECO #	DESCRIPTION	DWN	CHKD
	A		PRTO TYPE		
	B		REDRAWN FOR REL PL	SWC	RD
	C		REVISED PER ECO 1455	3-4-81	RD
	D	1552	REVISED FOR ECO	12/3	RD
	E	1737	REVISED PER ECO	12/3	RD
	E		PRODUCTION REL PER ERN#0152	SWC	RG

- NOTES:
- UNLESS OTHERWISE SPECIFIED
1. ALL RESISTOR VALUES ARE IN OHMS, 1/4w 5%
 2. ALL CAPACITOR VALUES ARE IN MICRO FARADS
 3. ANALOG GROUND
 4. DIGITAL GROUND
 5. CHASSIS GROUND

REFERENCE PRINT

MAR 09 1982

-50 -40 -30 -20 -10		PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DO NOT SCALE DRAWING		DRAWN	DATE	1	
REMOVE ALL BURRS AND SHARP EDGES		S.W. CARROLL	11-14-80	GOULD biomation	
DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT		CHECKED	RG	TITLE	
SURFACE ROUGHNESS		PROJ. ENG.	4/5/81	SCHEMATIC	
TOLERANCE		MANUFACTURING	4/5/81	POWER SUPPLY FILTER BD	
DIMENSIONAL: 1 - 1 ANGLES 0.599 - .003		QUALITY ASSUR.	4/5/81	SCALE	
XX - .020 - .1" 600 999 - .004		DATE	5/2/82	SIZE	
XXX - .010 - .1" 1.000 1.499 - .005		ENG. SERV.	RG	PART NUMBER	
DASH	NUMBER	QTY	DATE	REV	
NO.	TEXT ASSEMBLY			E	
		CODE K101 - K 500		SHEET 1 OF 1	

[illegible]

ASSEMBLY TIME

COMPONENT
,CING

APR 22 1963

DASH NO.	NUMBER	QTY	NEXT ASSEMBLY	DRAWN	CHECKED	DATE	REV	REF. DRAWINGS	PART NAME	REF. DESIGNATION	VENDOR NO.	DATE	REV
1	0285-0012	1		M. J. R.		11-20-80	A	PROTOTYPE	PWB				FAB
2							B	REDESIGNED					
3	1000-0002	15		P. J. R.		11/12/81	C	PILOT REL PER FRN 0089	DIODE	CR6-9, 24-30, 13	37-39	IN4152	
4							D	CHANGED PER ECO # 1486					
5	1200-0031	10					E	UPDATED PER PILOT RUN ECO 1521	DIODE	CR10, 11, 16, 17, 19-23, 18		IN4937	
6							F	ECO 1534					
7							G	ECO 1568					
8	1200-0026	1							DIODE BRIDGE	CR1		VE18X	
9													
10	1200-0014	3							DIODE	CR14, 15, 46		IN4004	
11													
12	1100-0015	1							DIODE	CR 31		IN825	
13	1100-0043	2							DIODE	CR4, 5		1.5KE220	
14													
15	1000-0022	1							DIODE	VR1		IN5352	
16	1200-0035	4							DIODE	CR33, 34, 35, 45		MR820	
17													
18													

LIST OF MATERIAL

POWER SUPPLY

ASSY - PWA

MODEL 4500

CODE B 0285-0010

REV KK

SHEET 1 OF 12

[illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]

[illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING

REV	DATE	BY	CHKD	APPD
1	11-20-80	M. B. S.		
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				
29				
30				
31				
32				
33				
34				
35				
36				
37				
38				
39				
40				
41				
42				
43				
44				
45				
46				
47				
48				
49				
50				
51				
52				
53				
54				

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100

ASSEMBLY TIME	COMPONENT LEAD SPACING

REV	DATE	DESCRIPTION	DATE	DWN	CKD	APPD
1	11-20-80	3000-4702	RESISTOR	R61	47K 1/4W 5%	
2	11-20-80	-4707		R130	4.7K	
3	11-20-80	-1001		R66,67,138 (8116-20 only)	1K	
4	11-20-80	-1302		R59, 62	13K	
5	11-20-80	-3302		R60	33K	
6	11-20-80	-1102		R79	11K	
7	11-20-80	3000-2002		R41,82	20K 1/4W 5%	
8	11-20-80	3100-2002		R83,122	20K 1/8W, 1%	
9	11-20-80	3000-8201	RESISTOR	R92	8.2K 1/4W 5%	
10	11-20-80	3000-1502	RESISTOR	R49	15K 1/4W 5%	
11	11-20-80	3100-1503		R123	150K 1/8W, 1%	
12	11-20-80	3100-5621		R127	562K	
13	11-20-80	3100-3921	RESISTOR	R128	3.92K 1/8W 1%	

LIST OF MATERIAL

POWER SUPPLY

ASSY PWA

biomation

B 0285-0010 K/K

DATE 11-20-80

DRAWN H. B. B.

CHECKED

ENGINEER

MANUFACTURING

QUALITY ASSURANCE

CODE 4500

MODEL 4500

NUMBER

NEXT ASSEMBLY

QTY

DASH NO.

SHEET 6 OF 13

ASSEMBLY TIME	COMPONENT LEAD SPACING

QTY	PART NO.	PART NAME	REF. DESIGNATION	VENDOR NO.	DRAWING NO.
8	3120-1002	RESISTOR	R56, 58, 68, 69, 73, 74 71, 72	10K 1/8W .5%	
1	3100-8871	RESISTOR	R158	8.87K, 1/8W, 1%	
1	3100-1151	RESISTOR	R159	1.15K, 1/8W, 1%	
2	3050-1507	RESISTOR	R25, 26	1.5Ω 1/2W 5%	
2	-8200		R29, 30	820Ω 1/2W 5%	
1	3200-0039	RESISTOR	R139	22Ω, 2W	
2	3070-3000	RESISTOR	R100, 131	300Ω 1W 5%	
1	3070-4700	RESISTOR	R3	470Ω 1W 5%	
1	3050-1007	RESISTOR	R143	1Ω, 1/2W, 5%	
2	0285-020-20	RESISTOR	R90, 91	1.2 MILLI OHM	
2	3080-5602	RESISTOR	R10, 11	56K 2W 5%	
1	3080-5106	RESISTOR	R157	51Ω 2W 5%	
1	3050-1206	RESISTOR	R156	12Ω 1/2W 5%	

DATE 11-20-10

DRAWN Mike Goss

CHECKED

ENGINEER

MANUFACTURING

QUALITY ASSURANCE

NUMBER QTY

NEXT ASSEMBLY

LIST OF MATERIAL

biomation

POWER SUPPLY
ASSY PWA

B CODE 0285-0010 REV KK

SHEET 7 OF 13

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]

DASH NO.		NUMBER		QTY	NEXT ASSEMBLY
DRAWN		CHECKED		DATE	
46		46		11.2.70	
ENGINEER		MANUFACTURING			
QUALITY ASSURANCE					
LIST OF MATERIAL					
POWER SUPPLY ASSY PWA					
MODEL		4500			
CODE					
B		0285-0010		SHEET 3 OF 13	
DEV		KK			
biomation					

ASSEMBLY TIME	COMPONENT LEAD SPACING


ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible][illegible]

ASSEMBLY TIME	COMPONENT LEAD SPACING

[illegible]

[illegible]




RIGHT SIDE

[illegible]

WIRE LIST				
WIRE N ^o	FROM	TO	ITEM N ^o	DESCRIPTION
1				3
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16	E16		204	BRN
17	E17		208	RED
18	E18	P3	214	TAN
19	E19	P4	216	TAN
20	E20		215	BLK
21	E21		219	WHT
22	E22		213	YEL
23	E23		212	CRGN
24	E24		N/C	
25	E25		1	1
26	E26		227	GRN/YEL
27	E27		1	1
28	E28		211	RED
29	E29		210	BRN
30	E30		211	RED
31	E31		210	BRN
32	E32	XQ7 E	201	RED
33	E33	XQ7 B	207	BLK
34	E34	XQ7 C	202	BLK
35	E35	XQ8 E	206	RED
36	E36	XQ8 E	205	BRN
37	E37	XQ8 C	207	BLK
38				
39	E39		221	CRGN
40	E40		222	CRGN
41	E41		219	RED
42	E42		220	RED
43				
44	E44		219	BRN
45	E45		223	YEL
46	E46		226	WHT/RED
47	E47	XQ14 E	201	RED
48	E48	XQ14 B	200	BRN
49	E49	XQ14 C	204	BLK
50	E50	XQ16 E	201	RED
51	E51	XQ16 B	200	BRN
52	E52	XQ16 C	204	BLK
53	E53	XQ16 E	204	RED
54	E54	XQ16 B	204	BLK
55	E55	XQ16 C	233	BLK
56	E56	XQ21 E	234	RED
57	E57	XQ20 B	209	BLK
58	E58	XQ20 C	235	BLK
59	E59	P1	216	BLK
60	E60	P2	216	BLK
61	E61	-	180	BRN
62	E62	-	181	RED
63	E70	-	214	VIO
64	T6	E71	-	WHT (IF USED)

REVISIONS				DWN	CHKD	DATE
ZONE	REV	ECO#	DESCRIPTION			

50		40	30	20	10	PART NUMBER		PART NAME		DESCRIPTION - SPECIFICATION		1
DON'T SCALE DRAWING DIMENSIONS ARE IN INCHES DIMENSIONS ARE IN MILLIMETERS DIMENSIONS ARE IN METERS DIMENSIONS ARE IN KILOMETERS DIMENSIONS ARE IN MILES DIMENSIONS ARE IN KILOMILES DIMENSIONS ARE IN METERS DIMENSIONS ARE IN KILOMETERS DIMENSIONS ARE IN MILES DIMENSIONS ARE IN KILOMILES						DRAWN CHECKED PROJ. ENG. MANUFACTURING QUALITY ASSUR.		DATE DATE DATE DATE DATE		TITLE A: 14 LAXER SUPPLY R.W.B.		REV KK
TOLERANCE DIMENSIONAL ANGLES SURF. FINISH SURF. TREATMENT SURF. COATING SURF. MARKING SURF. IDENTIFICATION SURF. PROTECTION SURF. REPAIR SURF. REMOVAL SURF. REPLACEMENT SURF. REFINISHING SURF. REWORK SURF. REUSE SURF. RECYCLING SURF. REPAIR SURF. REUSE SURF. RECYCLING						SCALE SIZE PART NUMBER CODE SHEET OF		SCALE SIZE PART NUMBER CODE SHEET OF		REV KK		




NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTOR VALUES ARE IN OHMS, $\frac{1}{4}$ W, 5%
2. ALL CAPACITOR VALUES ARE IN MICRO FARADS
3. ANALOG GROUND ∇
4. DIGITAL GROUND $\downarrow$
5. CHASSIS GROUND $\uparrow$

6 TO BE MOUNTED ON SOLDER
SIDE OF BOARD

REFERENCE PRINT
APR 22 1982


REV	REV	DESCRIPTION	DATE	CHKD	DATE
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					
31					
32					
33					
34					
35					
36					
37					
38					
39					
40					
41					
42					
43					
44					
45					
46					
47					
48					
49					
50					



REV	REV	DESCRIPTION	DATE	CHKD	DATE
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					
31					
32					
33					
34					
35					
36					
37					
38					
39					
40					
41					
42					
43					
44					
45					
46					
47					
48					
49					
50					

GOULD biomation
SCHEMATIC -
POWER SUPPLY

D 100-0011 100




NO.	REV.	DATE	DESCRIPTION	ITEM
1	1	10/1/71	SCHEMATIC - POWER SUPPLY	1
2	1	10/1/71	SCHEMATIC - POWER SUPPLY	2
3	1	10/1/71	SCHEMATIC - POWER SUPPLY	3
4	1	10/1/71	SCHEMATIC - POWER SUPPLY	4
5	1	10/1/71	SCHEMATIC - POWER SUPPLY	5
6	1	10/1/71	SCHEMATIC - POWER SUPPLY	6
7	1	10/1/71	SCHEMATIC - POWER SUPPLY	7
8	1	10/1/71	SCHEMATIC - POWER SUPPLY	8
9	1	10/1/71	SCHEMATIC - POWER SUPPLY	9
10	1	10/1/71	SCHEMATIC - POWER SUPPLY	10


PART NUMBER	PART NAME	DESCRIPTION	ITEM
741	741	741	1
741	741	741	2
741	741	741	3
741	741	741	4
741	741	741	5
741	741	741	6
741	741	741	7
741	741	741	8
741	741	741	9
741	741	741	10

DATE	REVISION	DESCRIPTION	ITEM
10/1/71	1	SCHEMATIC - POWER SUPPLY	1
10/1/71	2	SCHEMATIC - POWER SUPPLY	2
10/1/71	3	SCHEMATIC - POWER SUPPLY	3
10/1/71	4	SCHEMATIC - POWER SUPPLY	4
10/1/71	5	SCHEMATIC - POWER SUPPLY	5
10/1/71	6	SCHEMATIC - POWER SUPPLY	6
10/1/71	7	SCHEMATIC - POWER SUPPLY	7
10/1/71	8	SCHEMATIC - POWER SUPPLY	8
10/1/71	9	SCHEMATIC - POWER SUPPLY	9
10/1/71	10	SCHEMATIC - POWER SUPPLY	10

GOULD biomation
 TITLE
 SCHEMATIC - POWER SUPPLY
 SCALE SIZE PART NUMBER
 D 0005-0011 3C
 SHEET 1 OF 1

[illegible]

ZONE	REV	UOM	DESCRIPTION	QWN	CHRD	DATE
A	-		PROTOTYPE	10/1		
B	-		REVISED	7/4/82	001	
C	-		REVISED ERM # 075			1/1/82
C	001		REVISED ERM 100		4L	1/1/82
C			REVISED ERM 287		HA	1/1/82
D	001		REVISED ERM 100		NU	1/1/82




WIRING CHART	
CONN + PIN	COLOR
J5, J6, J7 - 1	WHT
J5, J6, J7 - 2	BLK
J5, J6, J7 - 3	BLK
J5, J6, J7 - 4	RED


[illegible]




MAY 04 1983

ITEM	-90	-80	-70	-60	-50	-40	-30	-20	-10	0	10	20	30	40	50	60	70	80	90	100	110	120	130	140	150	160	170	180	190	200	210	220	230	240	250	260	270	280	290	300	310	320	330	340	350	360	370	380	390	400	410	420	430	440	450	460	470	480	490	500	510	520	530	540	550	560	570	580	590	600	610	620	630	640	650	660	670	680	690	700	710	720	730	740	750	760	770	780	790	800	810	820	830	840	850	860	870	880	890	900	910	920	930	940	950	960	970	980	990	1000	1010	1020	1030	1040	1050	1060	1070	1080	1090	1100	1110	1120	1130	1140	1150	1160	1170	1180	1190	1200	1210	1220	1230	1240	1250	1260	1270	1280	1290	1300	1310	1320	1330	1340	1350	1360	1370	1380	1390	1400	1410	1420	1430	1440	1450	1460	1470	1480	1490	1500	1510	1520	1530	1540	1550	1560	1570	1580	1590	1600	1610	1620	1630	1640	1650	1660	1670	1680	1690	1700	1710	1720	1730	1740	1750	1760	1770	1780	1790	1800	1810	1820	1830	1840	1850	1860	1870	1880	1890	1900	1910	1920	1930	1940	1950	1960	1970	1980	1990	2000	2010	2020	2030	2040	2050	2060	2070	2080	2090	2100	2110	2120	2130	2140	2150	2160	2170	2180	2190	2200	2210	2220	2230	2240	2250	2260	2270	2280	2290	2300	2310	2320	2330	2340	2350	2360	2370	2380	2390	2400	2410	2420	2430	2440	2450	2460	2470	2480	2490	2500	2510	2520	2530	2540	2550	2560	2570	2580	2590	2600	2610	2620	2630	2640	2650	2660	2670	2680	2690	2700	2710	2720	2730	2740	2750	2760	2770	2780	2790	2800	2810	2820	2830	2840	2850	2860	2870	2880	2890	2900	2910	2920	2930	2940	2950	2960	2970	2980	2990	3000	3010	3020	3030	3040	3050	3060	3070	3080	3090	3100	3110	3120	3130	3140	3150	3160	3170	3180	3190	3200	3210	3220	3230	3240	3250	3260	3270	3280	3290	3300	3310	3320	3330	3340	3350	3360	3370	3380	3390	3400	3410	3420	3430	3440	3450	3460	3470	3480	3490	3500	3510	3520	3530	3540	3550	3560	3570	3580	3590	3600	3610	3620	3630	3640	3650	3660	3670	3680	3690	3700	3710	3720	3730	3740	3750	3760	3770	3780	3790	3800	3810	3820	3830	3840	3850	3860	3870	3880	3890	3900	3910	3920	3930	3940	3950	3960	3970	3980	3990	4000	4010	4020	4030	4040	4050	4060	4070	4080	4090	4100	4110	4120	4130	4140	4150	4160	4170	4180	4190	4200	4210	4220	4230	4240	4250	4260	4270	4280	4290	4300	4310	4320	4330	4340	4350	4360	4370	4380	4390	4400	4410	4420	4430	4440	4450	4460	4470	4480	4490	4500	4510	4520	4530	4540	4550	4560	4570	4580	4590	4600	4610	4620	4630	4640	4650	4660	4670	4680	4690	4700	4710	4720	4730	4740	4750	4760	4770	4780	4790	4800	4810	4820	4830	4840	4850	4860	4870	4880	4890	4900	4910	4920	4930	4940	4950	4960	4970	4980	4990	5000	5010	5020	5030	5040	5050	5060	5070	5080	5090	5100	5110	5120	5130	5140	5150	5160	5170	5180	5190	5200	5210	5220	5230	5240	5250	5260	5270	5280	5290	5300	5310	5320	5330	5340	5350	5360	5370	5380	5390	5400	5410	5420	5430	5440	5450	5460	5470	5480	5490	5500	5510	5520	5530	5540	5550	5560	5570	5580	5590	5600	5610	5620	5630	5640	5650	5660	5670	5680	5690	5700	5710	5720	5730	5740	5750	5760	5770	5780	5790	5800	5810	5820	5830	5840	5850	5860	5870	5880	5890	5900	5910	5920	5930	5940	5950	5960	5970	5980	5990	6000	6010	6020	6030	6040	6050	6060	6070	6080	6090	6100	6110	6120	6130	6140	6150	6160	6170	6180	6190	6200	6210	6220	6230	6240	6250	6260	6270	6280	6290	6300	6310	6320	6330	6340	6350	6360	6370	6380	6390	6400	6410	6420	6430	6440	6450	6460	6470	6480	6490	6500	6510	6520	6530	6540	6550	6560	6570	6580	6590	6600	6610	6620	6630	6640	6650	6660	6670	6680	6690	6700	6710	6720	6730	6740	6750	6760	6770	6780	6790	6800	6810	6820	6830	6840	6850	6860	6870	6880	6890	6900	6910	6920	6930	6940	6950	6960	6970	6980	6990	7000	7010	7020	7030	7040	7050	7060	7070	7080	7090	7100	7110	7120	7130	7140	7150	7160	7170	7180	7190	7200	7210	7220	7230	7240	7250	7260	7270	7280	7290	7300	7310	7320	7330	7340	7350	7360	7370	7380	7390	7400	7410	7420	7430	7440	7450	7460	7470	7480	7490	7500	7510	7520	7530	7540	7550	7560	7570	7580	7590	7600	7610	7620	7630	7640	7650	7660	7670	7680	7690	7700	7710	7720	7730	7740	7750	7760	7770	7780	7790	7800	7810	7820	7830	7840	7850	7860	7870	7880	7890	7900	7910	7920	7930	7940	7950	7960	7970	7980	7990	8000	8010	8020	8030	8040	8050	8060	8070	8080	8090	8100	8110	8120	8130	8140	8150	8160	8170	8180	8190	8200	8210	8220	8230	8240	8250	8260	8270	8280	8290	8300	8310	8320	8330	8340	8350	8360	8370	8380	8390	8400	8410	8420	8430	8440	8450	8460	8470	8480	8490	8500	8510	8520	8530	8540	8550	8560	8570	8580	8590	8600	8610	8620	8630	8640	8650	8660	8670	8680	8690	8700	8710	8720	8730	8740	8750	8760	8770	8780	8790	8800	8810	8820	8830	8840	8850	8860	8870	8880	8890	8900	8910	8920	8930	8940	8950	8960	8970	8980	8990	9000	9010	9020	9030	9040	9050	9060	9070	9080	9090	9100	9110	9120	9130	9140	9150	9160	9170	9180	9190	9200	9210	9220	9230	9240	9250	9260	9270	9280	9290	9300	9310	9320	9330	9340	9350	9360	9370	9380	9390	9400	9410	9420	9430	9440	9450	9460	9470	9480	9490	9500	9510	9520	9530	9540	9550	9560	9570	9580	9590	9600	9610	9620	9630	9640	9650	9660	9670	9680	9690	9700	9710	9720	9730	9740	9750	9760	9770	9780	9790	9800	9810	9820	9830	9840	9850	9860	9870	9880	9890	9900	9910	9920	9930	9940	9950	9960	9970	9980	9990	10000	10010	10020	10030	10040	10050	10060	10070	10080	10090	10100	10110	10120	10130	10140	10150	10160	10170	10180	10190	10200	10210	10220	10230	10240	10250	10260	10270	10280	10290	10300	10310	10320	10330	10340	10350	10360	10370	10380	10390	10400	10410	10420	10430	10440	10450	10460	10470	10480	10490	10500	10510	10520	10530	10540	10550	10560	10570	10580	10590	10600	10610	10620	10630	10640	10650	10660	10670	10680	10690	10700	10710	10720	10730	10740	10750	10760	10770	10780	10790	10800	10810	10820	10830	10840	10850	10860	10870	10880	10890	10900	10910	10920	10930	10940	10950	10960	10970	10980	10990	11000	11010	11020	11030	11040	11050	11060	11070	11080	11090	11100	11110	11120	11130	11140	11150	11160	11170	11180	11190	11200	11210	11220	11230	11240	11250	11260	11270	11280	11290	11300	11310	11320	11330	11340	11350	11360	11370	11380	11390	11400	11410	11420	11430	11440	11450	11460	11470	11480	11490	11500	11510	11520	11530	11540	11550	11560	11570	11580	11590	11600	11610	11620	11630	11640	11650	11660	11670	11680	11690	11700	11710	11720	11730	11740	11750	11760	11770	11780	11790	11800	11810	11820	11830	11840	11850	11860	11870	11880	11890	11900	11910	11920	11930	11940	11950	11960	11970	11980	11990	12000	12010	12020	12030	12040	12050	12060	12070	12080	12090	12100	12110	12120	12130	12140	12150	12160	12170	12180	12190	12200	12210	12220	12230	12240	12250	12260	12270	12280	12290	12300	12310	12320	12330	12340	12350	12360	12370	12380	12390	12400	12410	12420	12430	12440	12450	12460	12470	12480	12490	12500	12510	12520	12530	12540	12550	12560	12570	12580	12590	12600	12610	12620	12630	12640	12650	12660	12670	12680	12690	12700	12710	12720	12730	12740	12750	12760	12770	12780	12790	12800	12810	12820	12830	12840	12850	12860	12870	12880	12890	12900	12910	12920	12930	12940	12950	12960	12970	12980	12990	13000	13010	13020	13030	13040	13050	13060	13070	13080	13090	13100	13110	13120	13130	13140	13150	13160	13170	13180	13190	13200	13210	13220	13230	13240	13250	13260	13270	13280	13290	13300	13310	13320	13330	13340	13350	13360	13370	13380	133

50	60	70	80	90	100	110	120	130	140	150	160	170	180	190	200	210	220	230	240	250	260	270	280	290	300	310	320	330	340	350	360	370	380	390	400	410	420	430	440	450	460	470	480	490	500	510	520	530	540	550	560	570	580	590	600	610	620	630	640	650	660	670	680	690	700	710	720	730	740	750	760	770	780	790	800	810	820	830	840	850	860	870	880	890	900	910	920	930	940	950	960	970	980	990	1000	1010	1020	1030	1040	1050	1060	1070	1080	1090	1100	1110	1120	1130	1140	1150	1160	1170	1180	1190	1200	1210	1220	1230	1240	1250	1260	1270	1280	1290	1300	1310	1320	1330	1340	1350	1360	1370	1380	1390	1400	1410	1420	1430	1440	1450	1460	1470	1480	1490	1500	1510	1520	1530	1540	1550	1560	1570	1580	1590	1600	1610	1620	1630	1640	1650	1660	1670	1680	1690	1700	1710	1720	1730	1740	1750	1760	1770	1780	1790	1800	1810	1820	1830	1840	1850	1860	1870	1880	1890	1900	1910	1920	1930	1940	1950	1960	1970	1980	1990	2000	2010	2020	2030	2040	2050	2060	2070	2080	2090	2100	2110	2120	2130	2140	2150	2160	2170	2180	2190	2200	2210	2220	2230	2240	2250	2260	2270	2280	2290	2300	2310	2320	2330	2340	2350	2360	2370	2380	2390	2400	2410	2420	2430	2440	2450	2460	2470	2480	2490	2500	2510	2520	2530	2540	2550	2560	2570	2580	2590	2600	2610	2620	2630	2640	2650	2660	2670	2680	2690	2700	2710	2720	2730	2740	2750	2760	2770	2780	2790	2800	2810	2820	2830	2840	2850	2860	2870	2880	2890	2900	2910	2920	2930	2940	2950	2960	2970	2980	2990	3000	3010	3020	3030	3040	3050	3060	3070	3080	3090	3100	3110	3120	3130	3140	3150	3160	3170	3180	3190	3200	3210	3220	3230	3240	3250	3260	3270	3280	3290	3300	3310	3320	3330	3340	3350	3360	3370	3380	3390	3400	3410	3420	3430	3440	3450	3460	3470	3480	3490	3500	3510	3520	3530	3540	3550	3560	3570	3580	3590	3600	3610	3620	3630	3640	3650	3660	3670	3680	3690	3700	3710	3720	3730	3740	3750	3760	3770	3780	3790	3800	3810	3820	3830	3840	3850	3860	3870	3880	3890	3900	3910	3920	3930	3940	3950	3960	3970	3980	3990	4000	4010	4020	4030	4040	4050	4060	4070	4080	4090	4100	4110	4120	4130	4140	4150	4160	4170	4180	4190	4200	4210	4220	4230	4240	4250	4260	4270	4280	4290	4300	4310	4320	4330	4340	4350	4360	4370	4380	4390	4400	4410	4420	4430	4440	4450	4460	4470	4480	4490	4500	4510	4520	4530	4540	4550	4560	4570	4580	4590	4600	4610	4620	4630	4640	4650	4660	4670	4680	4690	4700	4710	4720	4730	4740	4750	4760	4770	4780	4790	4800	4810	4820	4830	4840	4850	4860	4870	4880	4890	4900	4910	4920	4930	4940	4950	4960	4970	4980	4990	5000	5010	5020	5030	5040	5050	5060	5070	5080	5090	5100	5110	5120	5130	5140	5150	5160	5170	5180	5190	5200	5210	5220	5230	5240	5250	5260	5270	5280	5290	5300	5310	5320	5330	5340	5350	5360	5370	5380	5390	5400	5410	5420	5430	5440	5450	5460	5470	5480	5490	5500	5510	5520	5530	5540	5550	5560	5570	5580	5590	5600	5610	5620	5630	5640	5650	5660	5670	5680	5690	5700	5710	5720	5730	5740	5750	5760	5770	5780	5790	5800	5810	5820	5830	5840	5850	5860	5870	5880	5890	5900	5910	5920	5930	5940	5950	5960	5970	5980	5990	6000	6010	6020	6030	6040	6050	6060	6070	6080	6090	6100	6110	6120	6130	6140	6150	6160	6170	6180	6190	6200	6210	6220	6230	6240	6250	6260	6270	6280	6290	6300	6310	6320	6330	6340	6350	6360	6370	6380	6390	6400	6410	6420	6430	6440	6450	6460	6470	6480	6490	6500	6510	6520	6530	6540	6550	6560	6570	6580	6590	6600	6610	6620	6630	6640	6650	6660	6670	6680	6690	6700	6710	6720	6730	6740	6750	6760	6770	6780	6790	6800	6810	6820	6830	6840	6850	6860	6870	6880	6890	6900	6910	6920	6930	6940	6950	6960	6970	6980	6990	7000	7010	7020	7030	7040	7050	7060	7070	7080	7090	7100	7110	7120	7130	7140	7150	7160	7170	7180	7190	7200	7210	7220	7230	7240	7250	7260	7270	7280	7290	7300	7310	7320	7330	7340	7350	7360	7370	7380	7390	7400	7410	7420	7430	7440	7450	7460	7470	7480	7490	7500	7510	7520	7530	7540	7550	7560	7570	7580	7590	7600	7610	7620	7630	7640	7650	7660	7670	7680	7690	7700	7710	7720	7730	7740	7750	7760	7770	7780	7790	7800	7810	7820	7830	7840	7850	7860	7870	7880	7890	7900	7910	7920	7930	7940	7950	7960	7970	7980	7990	8000	8010	8020	8030	8040	8050	8060	8070	8080	8090	8100	8110	8120	8130	8140	8150	8160	8170	8180	8190	8200	8210	8220	8230	8240	8250	8260	8270	8280	8290	8300	8310	8320	8330	8340	8350	8360	8370	8380	8390	8400	8410	8420	8430	8440	8450	8460	8470	8480	8490	8500	8510	8520	8530	8540	8550	8560	8570	8580	8590	8600	8610	8620	8630	8640	8650	8660	8670	8680	8690	8700	8710	8720	8730	8740	8750	8760	8770	8780	8790	8800	8810	8820	8830	8840	8850	8860	8870	8880	8890	8900	8910	8920	8930	8940	8950	8960	8970	8980	8990	9000	9010	9020	9030	9040	9050	9060	9070	9080	9090	9100	9110	9120	9130	9140	9150	9160	9170	9180	9190	9200	9210	9220	9230	9240	9250	9260	9270	9280	9290	9300	9310	9320	9330	9340	9350	9360	9370	9380	9390	9400	9410	9420	9430	9440	9450	9460	9470	9480	9490	9500	9510	9520	9530	9540	9550	9560	9570	9580	9590	9600	9610	9620	9630	9640	9650	9660	9670	9680	9690	9700	9710	9720	9730	9740	9750	9760	9770	9780	9790	9800	9810	9820	9830	9840	9850	9860	9870	9880	9890	9900	9910	9920	9930	9940	9950	9960	9970	9980	9990	10000	10010	10020	10030	10040	10050	10060	10070	10080	10090	10100	10110	10120	10130	10140	10150	10160	10170	10180	10190	10200	10210	10220	10230	10240	10250	10260	10270	10280	10290	10300	10310	10320	10330	10340	10350	10360	10370	10380	10390	10400	10410	10420	10430	10440	10450	10460	10470	10480	10490	10500	10510	10520	10530	10540	10550	10560	10570	10580	10590	10600	10610	10620	10630	10640	10650	10660	10670	10680	10690	10700	10710	10720	10730	10740	10750	10760	10770	10780	10790	10800	10810	10820	10830	10840	10850	10860	10870	10880	10890	10900	10910	10920	10930	10940	10950	10960	10970	10980	10990	11000	11010	11020	11030	11040	11050	11060	11070	11080	11090	11100	11110	11120	11130	11140	11150	11160	11170	11180	11190	11200	11210	11220	11230	11240	11250	11260	11270	11280	11290	11300	11310	11320	11330	11340	11350	11360	11370	11380	11390	11400	11410	11420	11430	11440	11450	11460	11470	11480	11490	11500	11510	11520	11530	11540	11550	11560	11570	11580	11590	11600	11610	11620	11630	11640	11650	11660	11670	11680	11690	11700	11710	11720	11730	11740	11750	11760	11770	11780	11790	11800	11810	11820	11830	11840	11850	11860	11870	11880	11890	11900	11910	11920	11930	11940	11950	11960	11970	11980	11990	12000	12010	12020	12030	12040	12050	12060	12070	12080	12090	12100	12110	12120	12130	12140	12150	12160	12170	12180	12190	12200	12210	12220	12230	12240	12250	12260	12270	12280	12290	12300	12310	12320	12330	12340	12350	12360	12370	12380	12390	12400	12410	12420	12430	12440	12450	12460	12470	12480	12490	12500	12510	12520	12530	12540	12550	12560	12570	12580	12590	12600	12610	12620	12630	12640	12650	12660	12670	12680	12690	12700	12710	12720	12730	12740	12750	12760	12770	12780	12790	12800	12810	12820	12830	12840	12850	12860	12870	12880	12890	12900	12910	12920	12930	12940	12950	12960	12970	12980	12990	13000	13010	13020	13030	13040	13050	13060	13070	13080	13090	13100	13110	13120	13130	13140	13150	13160	13170	13180	13190	13200	13210	13220	13230	13240	13250	13260	13270	13280	13290	13300	13310	13320	13330	13340	13350	13360	13370	13380	13390	13400	13410	13420	13430	13440	13450	13460	13470	13480	13490</








5" MM	DESCRIPTION	FDC CLK	PLL CLK	FDC WCK	Part #
0 0	8" SINGLE DENSITY	8 MHz	8 MHz	500 KHz	0 1000
0 1	8" DOUBLE DENSITY	8 MHz	16 MHz	1 MHz	0 1100
1 0	5" SINGLE DENSITY	4 MHz	4 MHz	250 KHz	0 0000
1 1	5" DOUBLE DENSITY	4 MHz	8 MHz	500 KHz	0 1000

50		40		30		20		10		PART NUMBER		PART NAME		DESCRIPTION/SPECIFICATION		1	
DO NOT SCALE DRAWING										DRAWN		DATE		1/9/11		GOULD biomotion TITLE: <i>74LS161 74LS153 74LS154 74LS161</i> SCALE: <i>D</i>	REV
CHECKED										PROJ ENG				SCALE: <i>D</i> PART NUMBER: <i>0114-C476</i> REV: <i>D</i>			
TOGETHER										MANUFACTURING							
DASH NO										QTY		DATE			QUALITY ASSUR		

REVISIONS					
ZONE	REV	ECO#	DESCRIPTION	OWN	CHRD DATE
A	1		REVISED PER ECO #	JWC	5/4/81
B	2		REVISED PER ECO #	JWC	5/4/81
C	3		REVISED PER ECO #	JWC	5/4/81
D	4		REVISED PER ECO #	JWC	5/4/81
E	5		REVISED PER ECO #	JWC	5/4/81
F	6		REVISED PER ECO #	JWC	5/4/81
G	7		REVISED PER ECO #	JWC	5/4/81
H	8		REVISED PER ECO #	JWC	5/4/81
J	9		REVISED PER ECO #	JWC	5/4/81




- 24 DATA DISPLAY PWB (-10 -20)
- 27 DATA DISPLAY PWB ASSY (-40)
- 11 MPU PWB ASSY (-40)
- 10 MPU PWB ASSY (-10 -20)
- 10 GPIB/RS232 PWB ASSY
- 8 CLOCK PWB ASSY
- 6 H.S DATA PWB ASSY
- 6 H.S DATA PWB ASSY
- 6 H.S DATA PWB ASSY
- 7 RECORD CONTROL PWB ASSY

REFERENCE PRINT
MAY 09 1983

PART NUMBER		PART NAME		DESCRIPTION/SPECIFICATION		ITEM
GOULD		biomation		TITLE		
TOP ASSEMBLY		SCALE		PART NUMBER		
D		0114-0002		SHEET 1 OF 2		


TABULATION			
STORAGE SYS PWR CABLE	COLOR	PWR. SUPPLY CABLE TO MOTHERBOARD	DESCRIPTION
J7 - 1	WHT	J22 - 3	+ 15 V
J7 - 2	BLK	J22 - 2	GND
J7 - 3	BLK	J23 - 10	GND
J7 - 4	RED	J23 - 9	+ 5 V



50 -40 30 -20 -10				PART NUMBER		PART NAME		DESCRIPTION / SPECIFICATION		ITEM	
DO NOT SCALE DRAWING				DRAWN		DATE		GOULD  biomation TOP ASSY			
REMOTE ALI SHIPS AND SHARD LOGS ALL FLOORS ARE IN THE MIDDLE AND APPLY OVER 400'S PARTS'S LIVERY PAINT SURFACE BUSHING'S				CHECKED							
TOLERANCE				PROJ. ENG.		TITLE					
DIMENSIONS: 1" - 1/8" UNITS 1/16" - 1/8" UNITS 1/16" - 1/8" UNITS				HOLY 3/16" 0.390" 001 1/16" 0.001" 001 1/16" 0.001" 001		MANUFACTURING					
DASH NO.		NUMBER NEXT ASSEMBLY		ENG. SERV.		DATE		QUALITY ASSUR		REV	
								SCALE 1/2 SIZE D PART NUMBER 0114-0002		CODE W101-510045E SYX SHEET 2 OF 2	

[illegible]

DWG NO. 0114-0210		REV	C	1
REVISIONS				
ZONE	REV	ECO#	DESCRIPTION	OWN
B	-		PILOT REL PER BRN 101	MS
C	1715		REVISED PER ECO	JL
C			PROD REL PER BRN 207	Sub RG




NOTES:

- [L] INSTALL GND BUSS WIRE; ITEM 33; ON FARSIDE AT TP1-4.

REFERENCE PRINT

MAR 08 1982

-50 -40 -30 -20 -10		PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DO NOT SCALE DRAWING		DRAWN	DATE	GOULD biomotion	
REWORK ALL DIMENSIONS AND SHARP POINTS		CHECKED	DATE	TITLE	
DIMENSIONS ARE IN INCHES AND DECIMALS		PROJ. ENG.	DATE	ASSEMBLY -	
TOLERANCE		MANUFACTURING	DATE	MOTHER RWB, K101D	
DASH NO.		NUMBER	QTY	SCALE	SIZE
0114-0009		1	1	D	0114-0210
NEXT ASSEMBLY		ENG. SERV.	DATE	REV	C
		DATE	1/1/82	SHEET 1 OF 1	





REVISIONS						
ZONE	REV	ECO#	DESCRIPTION		DWN	CHKD
	A		PROTOTYPE			
	B		PLOT REL PER ENJ 021		WIP	ED

MAR 08 1982

REFERENCE PRINT

-50 -40 -30 -20 -10		PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
DO NOT SCALE DRAWING		DRAWN	DATE	GOULD  biomation	
REMOVE ALL BURRS AND SHARP EDGES		CHECKED	6-9-80	TITLE	
DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT SURFACE ROUGHNESS		PROJ. ENG.		SCHEMATIC, K-101 KEYBOARD.	
TOLERANCE		MANUFACTURING		SCALE	SIZE
DIMENSIONAL				NONE	C
X - 1 ANGLES				PART NUMBER	REV
XX - .020 - .1				0114-0201	B
XXX - .010				CODE	SHEET 1 OF 1
DASH NO.	NUMBER	QTY	ENG. SERV.	DATE	QUALITY ASSUR
10	0114-200				
NEXT ASSEMBLY					

REVISIONS				
ZONE	REV	ECO#	DESCRIPTION	DWN CHD DATE
A			PLATE	
B			PLATE REL ENVD 01	11/82



REFERENCE PRINT

MAR 05 1982

-50		40	30	20	-10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
GOULD biomation 0114-0200 DO NOT SCALE DIMENSIONS DIMENSIONS ARE IN INCHES AND DECIMALS THEREOF DIMENSIONS ARE TO BE TAKEN FROM THE CENTER OF THE KEY MECHANISM DIMENSIONS ARE TO BE TAKEN FROM THE CENTER OF THE KEY MECHANISM DIMENSIONS ARE TO BE TAKEN FROM THE CENTER OF THE KEY MECHANISM						DRAWN: CHECKED: DATE: 11/82	TITLE: ASSEMBLY, K101 SNAP-DOME KEYBOARD		
TOLERANCE DECIMALS: .001 ANGLES: .001 SURF. FIN: .001 SURF. FIN: .001						PROJ. ENG. MANUFACTURING QUALITY ASSUR.	SCALE: D SIZE: D PART NUMBER: 0114-0200 REV: B		
DASH NO.		NUMBER	QTY	ENG. SERV.	DATE	SHEET 1 OF 1			

Section 10

MEASUREMENT CONFIDENCE**10.1 INTRODUCTION**

The K101-D has three self-diagnostic routines to give you confidence that it is operating correctly: Probe Test, Power Up Test, and Self-Test. Successful completion of these tests ensures that your K101-D is operating correctly and that the measurements it makes are valid. If there is a problem in the analyzer, these tests help you to quickly identify the problem.

- a. **Probe Test:** The two clock and eight sample inputs of each probe can be quickly tested for correct detection of signal inputs by a built-in Probe Test socket which generates a known ring-counter pattern and clocking signals. Besides physically checking a probe's inputs, Probe Test can be used to explore and understand the operation of the K101-D itself.
- b. **Power Up Test:** When the K101-D is turned on, a series of tests is automatically performed. The unit's ROM, RAM, power supply, CMOS RAM, USARTs, and keyboard are checked for correct operation.
- c. **Self-Test:** For maximum confidence in the K101-D's operation, any of a series of detailed diagnostic tests may be performed. There are also troubleshooting test routines to help you debug any instrument error that may appear. Running Self-Test before calling the factory or shipping your instrument back for repair could save you a lot of time, trouble, and money.

10.2 PROBE TEST

The Probe Test discussion is intended to familiarize you with the operation of the K101-D, and verify that the equipment is working properly. The examples in this section are related to the A section inputs, and are summarized in Table 10-1. These examples are designed to be performed sequentially. The directions for creating a specific setup assume you will only need to make changes from the preceeding setup. Where appropriate, setup guides and illustrations of the desired setup screens are included to help you check that your setup is correct.

Turn the power on. Once the power up test sequence is complete, press **SHIFT, RECALL** to initialize all setups to their default values.

Note

If you make a mistake on a particular example you can start over by using the **SHIFT/RECALL** keys.

10.2.1 PROBE CONNECTION

Plug the SECTION A INPUTS CLK J, K, F . . . 8 probe cable into its front panel input and the pod into the Probe Test socket. The probe PC board key slot should be on your left and the pod labels facing up. To avoid getting noise on the other inputs, plug all the other probe cables into their appropriate front panel section inputs.

Table 10-1. Probe Test Exercises

<u>Topic</u>	<u>Paragraph Number</u>
Probe Connection	10.2.1
Polarity and Threshold:	
a. Fixed TTL	10.2.2.1
b. Fixed ECL	10.2.2.2
c. Stabilize pattern	10.2.2.3
d. Variable threshold	10.2.2.4
e. Negative polarity	10.2.2.5
Data Format:	
a. Delete inputs	10.2.3.1
b. Repeat inputs	10.2.3.2
c. Fixed format	10.2.3.3
Clock and Input:	
a. Sample internally	10.2.4.1
b. Sample -- single external clock	10.2.4.2
c. Sample -- multiple external clocks	10.2.4.3
d. Latch (Enable) -- combination	10.2.4.4
e. Demux -- single enable input	10.2.4.5
f. Demux -- combination enable inputs	10.2.4.6
Basic Trace Control:	
a. Fill MEM from anywhere	10.2.5.1
b. Record immediately after event	10.2.5.2
c. Record immediately before event	10.2.5.3
d. Record around an event	10.2.5.4
e. Record long after event	10.2.5.5
f. Record from here to there	10.2.5.6
g. Don't record from here to there	10.2.5.7

Table 10-1. Probe Test Exercises (Cont'd)

<u>Topic</u>	<u>Paragraph Number</u>
h. Selectively record -- n times	10.2.5.8
i. Follow a path -- then record	10.2.5.9
j. Record -- then follow a path	10.2.5.10
k. Check for event 1 or 2	10.2.5.11
l. Take same path -- ignore events	10.2.5.12
m. Check timing between two events	10.2.5.13
n. Monitor for correct operation	10.2.5.14
Advanced Trace Control:	
a. Continuous check -- path and timing	10.2.6.1
b. Trace independent of execution path	10.2.6.2
c. End level break point	10.2.6.3
d. Segments, patterns, and total trace time	10.2.6.4
Record:	
a. Manual arm	10.2.7.1
b. Auto arm	10.2.7.2
c. Limiting the count	10.2.7.3
d. Stop if $A \neq B$	10.2.7.4
e. Auto Stop if $A = B$	10.2.7.5
f. Auto Stop if $A \neq B$ within limits	10.2.7.6
g. Auto Stop if $A = B$ within limits	10.2.7.7

10.2.2 POLARITY AND THRESHOLD

10.2.2.1 Fixed TTL Threshold

SET UP: None required. Uses the default values.

RECORD: Press . This will arm (enable) recording of data.

REVIEW: Display timing data page 4. Press , four times to reach page 4.

You should see all zeros on all inputs (see Figure 10-1). This is because the Probe Test signals are generated by ECL logic, which typically uses a threshold of -1.30 volts (well below the default TTL value of +1.4 volts).




Figure 10-1. Resulting Probe Test Recording Using a TTL Threshold.

10.2.2.2 Fixed ECL Threshold

SET UP: Press

Change the threshold for inputs AF through A8 to ECL by moving the blinking cursor to the AF-A8 line of the Input Mode display and change TTL to ECL.

Press three times, , ^{EBCDIC} _{ECL} .

RECORD: Press .

REVIEW: Press .

A staircase pattern of pulses should be seen (Figure 10-2). This pattern may start anywhere on the screen because of the default trace control program, "Fill Memory with Samples from Anywhere in the Data Stream." Use the Control and Reference Cursors to measure the characteristic total trace time of 10.5 microseconds and pulse width of 0.9 microseconds.




Figure 10-2. Typical Probe Test Recording Using an ECL Threshold.

10.2.2.3 Stabilize Pattern

SET UP: Obtain one full pattern that starts in the same location every time. Change the S word recognizer to S = xxxx xxxx 01xx.

Press  .

Move the cursor to S. Press  SET twice,  SET eight times, then  ^{Hx1} 0 ^G,  ^{Hx3} 1 ^H.

RECORD: Press  .

REVIEW: Press  .

The display should look like Figure 10-3. The pattern will begin in the same location every recording through the use of the trace control command STOP IF DATA = S AND SAMPLE COUNT DELAY WHERE S = XXXX XXXX 01XX and DELAY = DEC 515 CLOCKS. Note that the total trace time is greater than 10.5 microseconds because of the extra time spent waiting for the specified trace control STOP condition to come true.




Figure 10-3. Fixed Location Pattern.

10.2.2.4 Variable Threshold

SET UP: Display the Input Mode screen.

Press  .

Change the threshold for inputs AF through A8 to VARA.

Press  three times,  ,  °.

Change the value to something other than -1.30 volts such as -1.00 volts. Move the cursor to the numerical value and enter the digits (which are entered sequentially).

Press  ,  ,  ,  ,  .

RECORD: Press  .

REVIEW: Press  .

Look for any difference in the pattern such as missing or shortened (<0.9 microsecond) pulses (check pulse width with the cursors), as shown in Figures 10-4 and 10-5, respectively. In Figure 10-4 note that the pulses that do not exceed the threshold will not be detected (threshold = 0.00 volts). In Figure 10-5 note that slow rise and fall times cause only that portion of the pulse that exceeds the threshold to be detected (threshold = +0.50 volts). If you see no irregularities, go back and change the threshold to some other value, record, and review again. Repeat this process until you perceive a noticeable change.




Figure 10-4. Pattern Changes with Threshold Changes.




Figure 10-5. Effect of Rise and Fall Time.

10.2.2.5 Negative Polarity

SET UP: Display logic polarity screen. Press  .

Change the polarity of inputs AF through A8 to negative.

Press  twice,  eight times.

Return threshold to ECL.

Press  ,  three times,  ,  .

RECORD: Press  .

REVIEW: Press  .

The trace level status will say LEVEL = 0 BUSY. (The displayed timing information is from the previous recording.) Trace control looks for 01 (hex) but never sees it because of the reversed polarity. Check what information is flowing from memory M to memory A.

Press  .

The display shows what information was flowing into memory and through trace control (see Figure 10-6). With negative polarity, positive-going pulses are a logical "0." The total trace time reading reflects the time between your pressing of the ARM and M → A keys. Move the Control or Reference Cursor through the pulses (by holding down the appropriate cursor keys) while watching the binary cursor readout. Stop when the cursor is at the A8 input pulse. Note that for inputs AF through A8, a positive-going pulse is detected and represented as a logical "0," which is the definition of negative polarity.




Figure 10-6. Information Flow.

10.2.3 DATA FORMAT

10.2.3.1 Delete Inputs

SET UP: See setup guide in Figure 10-7. Display Clock Select screen.

Press  .

Select the first option. Press  H .

Move to the master clock line. Press   SET twice.

Select second option and move cursor. Press  ,
  twice.

Select first option. Press  H .

Select Logic Polarity display. Press  .

Move cursor to A section. Press   SET twice.

Enter plus polarity for first eight inputs. Press  eight times.

The Clock Select and Trace Control displays should now look like Figures 10-8 and 10-9.

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>31</u> OF _____	DATE _____

QUICK KEY (See back for notes) (.3) DATA FORMAT MIXED USER SEQN. RADIX: <u>H H H H H H H H H H</u> MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>C C C C C C C C</u> <u>B B B B B B</u> <u>A A A A A A</u> A T 2 <u>C C C C C C C C</u> <u>B B B B B B</u> <u>A A A A A A</u> S 1 <u>C C C C C C C C</u> <u>B B B B B B</u> <u>A A A A A A</u> LSB <u>C C C C C C C C</u> <u>B B B B B B</u> <u>A A A A A A</u> RADIX CHOICES: (B) BINARY, (O) OCTAL, (H) HEX, (A) ASCII, or (E) EBCDIC	TRACE CONTROL NOTES For each level - TRACE is independent of the other commands STOP has priority over JUMP JUMP has priority over ADVANCE All four major commands in each level can come true on any of nine conditions Quick Key: Command Condition 3 If DATA = D 1 Always 2 Never 3 If DATA = D and Sample Count Delay 4 If DATA = D and Sample Count Delay 5 If DATA = D and Sample Count Delay 6 If DATA = D and Sample Count Delay 7 If DATA = D and Sample Count Delay 8 If DATA = D and Sample Count Delay D = S, J, A, or T which are assigned by command type

TRACE CONTROL QUICK KEY LEVEL <u>Q</u> DELAY = <u>DEC 515</u> CLOCKS END LEVEL <u>F</u> (O-F) DEC/HEX 0-65 K CLOCKS/A PATTERNS (O-F) (.3) STOP IF DATA = S AND SAMPLE COUNT > DELAY S = <u>X X X X X X X X X X</u> (.2) JUMP TO <u>Q</u> NEVER J = <u>X X X X X X X X X X</u> (.2) ADVANCE NEVER A = <u>X X X X X X X X X X</u> (.1) TRACE ALWAYS T = <u>X X X X X X X X X X</u>	COMMENTS

QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ (O-F) DEC/HEX 0-65 K CLOCKS/A PATTERNS (O-F) (.....) STOP S = _____ (.....) JUMP TO _____ J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____	COMMENTS

QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ (O-F) DEC/HEX 0-65 K CLOCKS/A PATTERNS (O-F) (.....) STOP S = _____ (.....) JUMP TO _____ J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____	COMMENTS

QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ (O-F) DEC/HEX 0-65 K CLOCKS/A PATTERNS (O-F) (.....) STOP S = _____ (.....) JUMP TO _____ J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____	COMMENTS

Figure 10-7. Setup (Sheet 1 of 2).

K101-D SET UP GUIDE

ORIGINATOR _____ TARGET SYSTEM PROBE TEST SET UP # 31 OF _____ DATE _____

CLOCK SELECT

QUICK KEY (1-5) MODE = EXTERNAL SINGLE-PHASED

SAMPLE CLOCKS:

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL ☒ EXT (-----●-----●) + (-----+-----+-----)

SECTION C = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER ☐ (-----●-----●) + (-----+-----+-----)

SECTION B = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER ☐ (-----●-----●) + (-----+-----+-----)

SECTION A = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER ☐ (-----●-----●) + (-----+-----+-----)

ENABLE CLOCKS: Used only in Latch and Demux

SECTION C = (-----●-----●) + (-----+-----+-----)

SECTION B = (-----●-----●) + (-----+-----+-----)

SECTION A = (-----●-----●) + (-----+-----+-----)

DATA FORMAT NOTES

QUICK KEY	FORMAT & DESCRIPTION
0	HEX Fixed hex format & CF AD sequence
1	ULCL Fixed octal format & CF AD sequence
2	BINARY Fixed binary format & CF AD sequence
3	MIXED USER SEON Any 16-bit hex sequence
4	MIXED CF AD SEON Any 16-bit hex CF AD sequence
5	DEVICE MEMONICS Fixed disassembled 16 code format, only if RTE B15 attached
6	OR DEVICE NOT AVAILABLE No RTE B15 attached

CLOCKING NOTES

QUICK KEY	SAMPLE CLOCK CHOICES
0	ACTIVE RISING EDGE
1	ACTIVE FALLING EDGE
2	NOT USED

QUICK KEY	ENABLE CLOCK CHOICES
0	POSITIVE TRUE
1	RELATIVE TRUE
2	NOT USED

QUICK KEY	MODE & DESCRIPTIONS
INTERNAL	Active is sampled at the internal clock rate. Section A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, AA, AB, AC, AD, AE, AF, AG, AH, AI, AJ, AK, AL, AM, AN, AO, AP, AQ, AR, AS, AT, AU, AV, AW, AX, AY, AZ, BA, BB, BC, BD, BE, BF, BG, BH, BI, BJ, BK, BL, BM, BN, BO, BP, BQ, BR, BS, BT, BU, BV, BW, BX, BY, BZ, CA, CB, CC, CD, CE, CF, CG, CH, CI, CJ, CK, CL, CM, CN, CO, CP, CQ, CR, CS, CT, CU, CV, CW, CX, CY, CZ, DA, DB, DC, DD, DE, DF, DG, DH, DI, DJ, DK, DL, DM, DN, DO, DP, DQ, DR, DS, DT, DU, DV, DW, DX, DY, DZ, EA, EB, EC, ED, EE, EF, EG, EH, EI, EJ, EK, EL, EM, EN, EO, EP, EQ, ER, ES, ET, EU, EV, EW, EX, EY, EZ, FA, FB, FC, FD, FE, FF, FG, FH, FI, FJ, FK, FL, FM, FN, FO, FP, FQ, FR, FS, FT, FU, FV, FW, FX, FY, FZ, GA, GB, GC, GD, GE, GF, GH, GI, GJ, GK, GL, GM, GN, GO, GP, GQ, GR, GS, GT, GU, GV, GW, GX, GY, GZ, HA, HB, HC, HD, HE, HF, HG, HH, HI, HJ, HK, HL, HM, HN, HO, HP, HQ, HR, HS, HT, HU, HV, HW, HX, HY, HZ, IA, IB, IC, ID, IE, IF, IG, IH, II, IJ, IK, IL, IM, IN, IO, IP, IQ, IR, IS, IT, IU, IV, IW, IX, IY, IZ, JA, JB, JC, JD, JE, JF, JG, JH, JI, JJ, JK, JL, JM, JN, JO, JP, JQ, JR, JS, JT, JU, JV, JW, JX, JY, JZ, KA, KB, KC, KD, KE, KF, KG, KH, KI, KJ, KK, KL, KM, KN, KO, KP, KQ, KR, KS, KT, KU, KV, KW, KX, KY, KZ, LA, LB, LC, LD, LE, LF, LG, LH, LI, LJ, LK, LL, LM, LN, LO, LP, LQ, LR, LS, LT, LU, LV, LW, LX, LY, LZ, MA, MB, MC, MD, ME, MF, MG, MH, MI, MJ, MK, ML, MM, MN, MO, MP, MQ, MR, MS, MT, MU, MV, MW, MX, MY, MZ, NA, NB, NC, ND, NE, NF, NG, NH, NI, NJ, NK, NL, NM, NN, NO, NP, NQ, NR, NS, NT, NU, NV, NW, NX, NY, NZ, OA, OB, OC, OD, OE, OF, OG, OH, OI, OJ, OK, OL, OM, ON, OO, OP, OQ, OR, OS, OT, OU, OV, OW, OX, OY, OZ, PA, PB, PC, PD, PE, PF, PG, PH, PI, PJ, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT, PU, PV, PW, PX, PY, PZ, QA, QB, QC, QD, QE, QF, QG, QH, QI, QJ, QK, QL, QM, QN, QO, QP, QQ, QR, QS, QT, QU, QV, QW, QX, QY, QZ, RA, RB, RC, RD, RE, RF, RG, RH, RI, RJ, RK, RL, RM, RN, RO, RP, RQ, RR, RS, RT, RU, RV, RW, RX, RY, RZ, SA, SB, SC, SD, SE, SF, SG, SH, SI, SJ, SK, SL, SM, SN, SO, SP, SQ, SR, SS, ST, SU, SV, SW, SX, SY, SZ, TA, TB, TC, TD, TE, TF, TG, TH, TI, TJ, TK, TL, TM, TN, TO, TP, TQ, TR, TS, TT, TU, TV, TW, TX, TY, TZ, UA, UB, UC, UD, UE, UF, UG, UH, UI, UJ, UK, UL, UM, UN, UO, UP, UQ, UR, US, UT, UY, UZ, VA, VB, VC, VD, VE, VF, VG, VH, VI, VJ, VK, VL, VM, VN, VO, VP, VQ, VR, VS, VT, VU, VV, VW, VX, VY, VZ, WA, WB, WC, WD, WE, WF, WG, WH, WI, WJ, WK, WL, WM, WN, WO, WP, WQ, WR, WS, WT, WU, WV, WW, WX, WY, WZ, XA, XB, XC, XD, XE, XF, XG, XH, XI, XJ, XK, XL, XM, XN, XO, XP, XQ, XR, XS, XT, XU, XV, XW, XX, XY, XZ, YA, YB, YC, YD, YE, YF, YG, YH, YI, YJ, YK, YL, YM, YN, YO, YP, YQ, YR, YS, YT, YU, YV, YW, YX, YY, YZ, ZA, ZB, ZC, ZD, ZE, ZF, ZG, ZH, ZI, ZJ, ZK, ZL, ZM, ZN, ZO, ZP, ZQ, ZR, ZS, ZT, ZU, ZV, ZW, ZX, ZY, ZZ

INPUT MODE

INPUT	MODE	THRESHOLD
		TYPE VALUE
CF - C8		
C7 - C0		
BF - B8		
B7 - B0		
AF - A8	<u>SAMPLE</u>	<u>ECL</u> <u>-1.30</u>
A7 - A0		

PASS COUNTER:

LIMIT = 0.9999

QUICK KEY

(0)

ARM MODE:

MANUAL

LIMITS =

C: 0-512

TO

R: 0-512

INPUT NOTES

DIRECT ENTRY KEY	MODE CHOICES
SAMPLE	SAMPLE
GLITCH	GLITCH
LATCH	LATCH
DEMUX	DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY	TYPE	VALUE
TTL	TTL	+1.40 VDC
ECL	ECL	+1.30 VDC
A	VARA	+5.00 TO +8.00 VDC
B	VARB	+5.00 TO +8.00 VDC

ARM COMMAND CHOICES

QUICK KEY	ARM COMMAND CHOICES
0	MANUAL
1	AUTO
2	AUTO STOP at A - B
3	AUTO STOP at A - B
4	AUTO STOP at A - B WITHIN LIMITS
5	AUTO STOP at A - B WITHIN LIMITS

LOGIC POLARITY

INPUT	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
GROUP C	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
GROUP B	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
GROUP A	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

POLARITY NOTES

DIRECT ENTRY KEY	POLARITY CHOICES
0	POSITIVE
1	NEGATIVE

DWS24-12.5183

Figure 10-7. Setup (Sheet 2 of 2).

RECORD: Press .

REVIEW: Display the synchronously recorded pattern.

Press , 3 .

Display the data. Press .

The display should look like Figure 10-10 which is full data display for inputs AF through A8, probe test recording. . (If any columns are filled with Fs, it means that the probe is not plugged into the front panel.)

Display the corresponding graph (see Figure 10-11) which is based on the original data format. Since the hex value of each 12-character word is close to zero, only a baseline can be seen.

```

CLOCK=EXT - SGL GPIB=LOCS V=-00.00 10:16:24 MEM=A
      HHHH HHHH HHHH      HHHH HHHH HHHH
0000 0000 0000 0000      024 0000 0000 0800
001 0000 0000 0100      025 0000 0000 1000
002 0000 0000 0200      026 0000 0000 2000
003 0000 0000 0400      027 0000 0000 4000
004 0000 0000 0800      028 0000 0000 8000
005 0000 0000 1000      029 0000 0000 0000
006 0000 0000 2000      030 0000 0000 0000
007 0000 0000 4000      031 0000 0000 0100
008 0000 0000 8000      032 0000 0000 0200
009 0000 0000 0000      033 0000 0000 0400
010 0000 0000 0000      034 0000 0000 0800
011 0000 0000 0100      035 0000 0000 1000
012 0000 0000 0200      036 0000 0000 2000
013 0000 0000 0400      037 0000 0000 4000
014 0000 0000 0800      038 0000 0000 8000
015 0000 0000 1000      039 0000 0000 0000
016 0000 0000 2000      040 0000 0000 0000
017 0000 0000 4000      041 0000 0000 0100
018 0000 0000 8000      042 0000 0000 0200
019 0000 0000 0000      043 0000 0000 0400
020 0000 0000 0000      044 0000 0000 0800
021 0000 0000 0100      045 0000 0000 1000
022 0000 0000 0200      046 0000 0000 2000
023 0000 0000 0400      047 0000 0000 4000

C= 0 R=514 (R-C)=+514( ) CL=0 LEVEL=0 RDY

```

Figure 10-10. Data Display, Probe Inputs AF through A8.

```

CLOCK=EXT - SGL GPIB=LOCS V=-00.00 14:06:46 MEM=A

HOR.
SCALE
= X01

48
CHANNELS
SELECTED

GRAPH

000-514

TIME

C DATA=0000 0000 0000 R DATA=0000 0000 0800
C= 0 R=514 (R-C)=+514( ) CL=0 LEVEL=0 RDY

```

Figure 10-11. Graph of Data of Figure 10-10.

Press  .

Display the data format. Press  .

Delete all inputs except AF through A8.

Press  ,  ten times,  twice,  twice.

Check that the word recognizer formats have correspondingly changed.

Press  (see Figure 10-12). Note that changing the data format also changes the trace control's word recognizer format.

Press  (see Figure 10-13).

Check the new graph format.

Press  (see Figure 10-14).

Note the number of channels selected and that changing the data format changes the input channels that are graphed.




Figure 10-12. Data Format/Word Recognizer Changes.




Figure 10-13. New Data Display for Figure 10-12 Data Format.





Figure 10-14. Change of Input Channel Graphed.

10.2.3.2 Repeat Inputs

REVIEW: Change the data format to look at inputs AF through A8 in binary as well as hex by the following procedure:



The new data format should now look like Figure 10-15. The same inputs may be viewed in more than one radix. In Figure 10-15, AF through A8 are displayed in both hex and binary.

Display the reformatted information.

Press  . See Figure 10-16 which shows the corresponding data display for the data format of Figure 10-15. The binary representation of each hex word is clearly seen.

```

CLOCK=EXT - SGL GPIB=LOCS V=-00.00 10:25:00 MEM=M

          DATA FORMAT
RADIX=      GROUP=      INPUT=
          MIXED USER SEQN-

HH BBBBBBBB
MSB
6
5
4
3
2
1
LSB

```

```

          SEARCH WORD
HH BBBBBBBB
XX XXXXXXXX
MSB
6
5
4
3 XX
2 XX
1 XX
LSB XX XXXXXXXX

C=      R=      (R-C)=      (      ) CL= LEVEL=0 RDY

```

Figure 10-15. AF through A8 Displayed In Both Hex and Binary.

```

CLOCK=EXT - SGL GPIB=LOCS V=-00.00 10:19:24 MEM=M

HH BBBBBBBB HH BBBBBBBB HH BBBBBBBB
200C00 00000000 024 00 00001000 048 00 10000000
201 01 00000001 025 10 00010000 049 00 00000000
202 02 00000010 026 20 00100000 050 00 00000000
203 04 00000100 027 40 01000000 051 01 00000001
204 08 00001000 028 80 10000000 052 02 00000010
205 10 00010000 029 00 00000000 053 04 00000100
206 12 00100000 030 00 00000000 054 05 00001000
207 40 01000000 031 01 00000001 055 10 00010000
208 80 10000000 032 02 00000010 056 20 00100000
209 00 00000000 033 04 00000100 057 40 01000000
210 00 00000000 034 08 00001000 058 80 10000000
211 01 00000001 035 10 00010000 059 00 00000000
212 02 00000010 036 20 00100000 060 00 00000000
213 04 00000100 037 40 01000000 061 01 00000001
214 08 00001000 038 80 10000000 062 02 00000010
215 10 00010000 039 00 00000000 063 04 00000100
216 20 00100000 040 00 00000000 064 08 00001000
217 40 01000000 041 01 00000001 065 10 00010000
218 80 10000000 042 02 00000010 066 20 00100000
219 00 00000000 043 04 00000100 067 40 01000000
220 00 00000000 044 08 00001000 068 80 10000000
221 01 00000001 045 10 00010000 069 00 00000000
222 02 00000010 046 20 00100000 070 00 00000000
223 04 00000100 047 40 01000000 071 01 00000001

C= 0 R=514 R-C =+514(      ) CL=0 LEVEL=0 RDY

```

Figure 10-16. Data Display for Figure 10-15.

10.2.3.3 Fixed Format

REVIEW: Display the fixed binary format.

Press  ,  .

The display data should now look like Figure 10-17 which shows the same information viewed in a fixed binary format of all inputs CF through A0. Verify that only the first 14 binary columns (which are all zeros) are graphed.

Press  (see Figure 10-18) note that the graph of

the first 14 columns of the fixed binary data display yields all zeros.

```

CLOCK=EXT - SGL GPIB=LOCS V=-00.00 10:16:24 MEM=A
EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE
000 00000000000000000000000000000000000000000000000000000
001 00000000000000000000000000000000000000000000000000000
002 00000000000000000000000000000000000000000000000000000
003 00000000000000000000000000000000000000000000000000000
004 00000000000000000000000000000000000000000000000000000
005 00000000000000000000000000000000000000000000000000000
006 00000000000000000000000000000000000000000000000000000
007 00000000000000000000000000000000000000000000000000000
008 00000000000000000000000000000000000000000000000000000
009 00000000000000000000000000000000000000000000000000000
010 00000000000000000000000000000000000000000000000000000
011 00000000000000000000000000000000000000000000000000000
012 00000000000000000000000000000000000000000000000000000
013 00000000000000000000000000000000000000000000000000000
014 00000000000000000000000000000000000000000000000000000
015 00000000000000000000000000000000000000000000000000000
016 00000000000000000000000000000000000000000000000000000
017 00000000000000000000000000000000000000000000000000000
018 00000000000000000000000000000000000000000000000000000
019 00000000000000000000000000000000000000000000000000000
020 00000000000000000000000000000000000000000000000000000
021 00000000000000000000000000000000000000000000000000000
022 00000000000000000000000000000000000000000000000000000
023 00000000000000000000000000000000000000000000000000000
C= 0 R=514 (R-C)=+514( ) CL=0 LEVEL=0 RDY

```

Figure 10-17. Fixed Binary Format, All Inputs CF through A0.

```

CLOCK=EXT - SGL GPIB=LOCS V=-00.00 11:13:28 MEM=A

HOR.
SCALE
= 412

14
CHANNEL
SELECTED

GRAPH

000-042

TIME

DATA=0000 R DATA=0000
C= 0 R=514 (R-C)=+514( ) CL=0 LEVEL=0 RDY

```

Figure 10-18. Graph First 14 Columns as Fixed Binary Data.

10.2.4 CLOCK AND INPUT

The Probe Test pattern generator produces two clock signals in addition to its eight data signals. The first clock signal is an external J clock input for the high order (F through 8) probe of each section, or an R enable input for the low order (7 through 0) probe of each section. The second clock signal is an external K clock input for the high order probe of each section, or an S enable input for the low order probe of each section. The actual time relationship between the clock and data signals is shown in Figure 10-19.




Figure 10-19. Time Relationship of Clock and Data Signals.

10.2.4.1 Sample Internally

SET UP: Take several samples of each pulse. See setup guide in Figure 10-20.

Modify Clock Select screen. Press  ,  ^{Hx1} ,
  ^{SET} ,  ^{Hx3} ,  ^{Hx1} ,  ^{Hx1} .
 Display data format. Press  ,  ^{Hx12} ,   ^{SET} ,
  twice,  ,  .

The Clock Select and Data Format displays should look like Figures 10-21 and 10-22.

K101-D SET UP GUIDE

ORIGINATOR _____		TARGET SYSTEM PROBE TEST		SET UP # 41 OF _____		DATE _____	
QUICK KEY (See trace for notes) (3) DATA FORMAT MIXED USER SEQN.				TRACE CONTROL NOTES For each test: TRACE is independent of other test commands. STOP has priority over JUMP. JUMP may occur over ADVANCE. A "full" major command on each test is complete only if the condition is met. Quick Key: 1 = Advance, 2 = Jump, 3 = Stop, 4 = Trace, 5 = Delay, 6 = End Level, 7 = Jumps, 8 = Patterns, 9 = Clocks, 0 = Off.			
RADIX: <u>H</u> MSB _____ 1 6 _____ D N 5 _____ A P 4 _____ T J 3 <u>ACAB</u> A T 2 <u>AEAB</u> S 1 <u>ADAB</u> LSB <u>ACAB</u>				RADIX CHOICES: (B) BINARY, (O) OCTAL, (H) HEX, (A) ASCII, or (E) EBCDIC			
TRACE CONTROL LEVEL <u>0</u> DELAY = <u>DEC 515</u> CLOCKS END LEVEL <u>F</u> QUICK KEY O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (3) STOP IF DATA = S AND SAMPLE COUNT > DELAY S = <u>0 1</u> (2) JUMP TO <u>0</u> NEVER J = <u>X X</u> (2) ADVANCE NEVER A = <u>X X</u> (1) TRACE ALWAYS T = <u>X X</u>				COMMENTS			
LEVEL <u>0</u> DELAY = _____ END LEVEL _____ QUICK KEY O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (.....) STOP S = _____ (.....) JUMP TO <u>0</u> J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____				COMMENTS			
LEVEL <u>0</u> DELAY = _____ END LEVEL _____ QUICK KEY O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (.....) STOP S = _____ (.....) JUMP TO <u>0</u> J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____				COMMENTS			
LEVEL <u>0</u> DELAY = _____ END LEVEL _____ QUICK KEY O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (.....) STOP S = _____ (.....) JUMP TO <u>0</u> J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____				COMMENTS			

Figure 10-20. Set Up Internal Sampling (Sheet 1 of 2).

K101-D SET UP GUIDE

ORIGINATOR _____ TARGET SYSTEM PROBE TEST SET UP # 4.1 OF _____

DATE _____

CLOCK SELECT

SAMPLE CLOCKS:

QUICK KEY
(0)MODE = INTERNAL

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = 100

- ☒ NANOSECONDS (20-1800)
☐ MICROSECONDS (1-1800)
☐ MILLISECONDS (1-180)

MASTER = ☒ INTERNAL
☐ EXTSECTION C = INT ☒ SAME AS MASTER
☐ 10 NANOSECONDSEXT ☐ SAME AS MASTERSECTION B = INT ☒ SAME AS MASTER
☐ 10 NANOSECONDSEXT ☐ SAME AS MASTERSECTION A = INT ☒ SAME AS MASTER
☐ 10 NANOSECONDSEXT ☐ SAME AS MASTER

ENABLE CLOCKS: Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (-----●-----) + (-----+-----+-----)

SECTION B = (-----●-----) + (-----+-----+-----)

SECTION A = (-----●-----) + (-----+-----+-----)

INPUT MODE

INPUT

MODE

THRESHOLD

TYPE

VALUE

CF - C8

C7 - C0

BF - B8

B7 - B0

AF - A8

A7 - A0

SAMPLEECL-1.30

PASS COUNTER:

LIMIT = 0-9999

QUICK KEY

(0)

ARM MODE: MANUAL

LIMITS = _____ TO _____

CURSORS C: 0-512

R: 0-512

LOGIC POLARITY

INPUT F E D C B A 9 8 7 6 5 4 3 2 1 0

GROUP C -----

GROUP B -----

GROUP A ± ± ± ± ± ± ± ±

DATA FORMAT NOTES

QUICK KEY

FORMAT & DESCRIPTION

- 0 HEX
Fixed hex format & CF AD sequence
- 1 OCTAL
Fixed octal format & CF AD sequence
- 2 BINARY
Fixed binary format & CF AD sequence
- 3 MIXED USER SEQ
Any data, any sequence
- 4 MIXED CF AD SEQ
Any data, fixed CF AD sequence
- 5 DEVICE MNEMONICS
Fixed abbreviated code format, only if RTE B10 attached
OR
5 DEVICE NOT AVAILABLE
No RTE B10 attached

CLOCKING NOTES

QUICK KEY

CLOCK CHOICES

- 0 ACTIVE RISING EDGE
1 ACTIVE FALLING EDGE
2 NOT USED

QUICK KEY

CLOCK CHOICES

- 0 POSITIVE TRUE
1 NEGATIVE TRUE
2 NOT USED

QUICK KEY

MODE & DESCRIPTIONS

- 0 INTERNAL
All sections are sampled at the internal clock rate.
Section A - Section B - Section C - internal clock period.
- EXTERNAL SINGLE PHASED
All sections are sampled at the Master external rate.
Section A - Section B - Section C - Master external rate.
- EXTERNAL MULTI PHASED
Each section can be sampled at (up to) external rate or Master external rate.
Section A - Section B - Section C - Master external rate or different external expressions.
- MIXED SINGLE PHASED
Master must be external. Each section can be sampled at the Master external rate, internal clock period or 10ns.
Section A - Section B and or Section C - Master external or internal clock period or 10ns.
- MIXED MULTI PHASED
Master must be external. Each section can be sampled at (up to) external rate, the Master external rate, internal clock period or 10ns.
Section A - Section B and or Section C - Master external or internal clock period or 10ns.
- INTERNAL EXTENDED
Each section can be sampled at the internal clock rate or 10ns.
Section A - Section B and or Section C - internal clock period or 10ns.

INPUT NOTES

DIRECT ENTRY KEY

MODE CHOICES

SAMPLE

SAMPLE

GLITCH

GLITCH

LATCH

LATCH

DEMUX

DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY

TYPE

VALUE

TTL

TTL

+1.45 VDC

ECL

ECL

+1.30 VDC

A

VARA

-0.88 TO +0.88 VDC

B

VARB

-0.88 TO +0.88 VDC

QUICK KEY

ARM COMMAND CHOICES

1

MANUAL

2

AUTO

3

AUTO STOP IF A < B

4

AUTO STOP IF A > B

5

AUTO STOP IF A > B WITHIN LIMITS

POLARITY NOTES

DIRECT ENTRY KEY

POLARITY CHOICES

+

POSITIVE

-

NEGATIVE

DWS24-12.5183

Figure 10-20. Set Up Internal Sampling (Sheet 2 of 2).

```

CLOCK=0100 nSEC GPIB=LOCS V=-00.00 14:58:02 MEM=M
CLOCK SELECT

MODE = INTERNAL

INT. CLOCK PERIOD = 0100 NANoseconds

MASTER CLOCK = INTERNAL

SAMPLE CLOCK

C = INT 0100 NANoseconds
B = INT 0100 NANoseconds
A = INT 0100 NANoseconds

ENABLE -- (used only in Latch & Demux.)

C = EXT (CRA+ + + ) + ( + + + )
B = EXT (CRA+ + + ) + ( + + + )
A = EXT (CRA+ + + ) + ( + + + )

C= R= (R-C)= ( ) CL= LEVEL=0 RDY

```

Figure 10-21. Clock Select for Sample Internally.

```

CLOCK=0100 nSEC GPIB=LOCS V=-00.00 14:59:51 MEM=M

DATA FORMAT
RADIX= GROUP= INPUT=
MIXED USER SEQN

HH
MSB
6
5
4
3 A6
2 A5
1 A4
A3
LSB A2

SEARCH WORD

HH
XX
MSB
6
5
4
3 XX
2 XX
1 XX
LSB XX

C= R= (R-C)= ( ) CL= LEVEL=0 RDY

```

Figure 10-22. Data Format for Sample Internally.

RECORD: Press .

REVIEW: Display the timing screen. Press , ^G ,
 ^K to page 4.

The display should look like Figure 10-23. Each pulse is 0.9 microseconds (nine samples) wide ± 100 nS (one sample). Confirm this with the cursors.




Figure 10-23. Pattern Asynchronously Sampled Every 100 ns.

10.2.4.2 Sample On A Single External Clock (AJ↑ or AJ↓)

SET UP: The active sampling edge of AJ can be specified as either rising or falling. Since both edges of each AJ pulse occur well within each input pulse (Figure 24a and 24b), it doesn't matter which edge is selected; the resulting recordings will be identical. In each case, one sample of each pulse will be taken. See the setup guide in Figure 10-25.




Figure 10-24. Sample Clock = AJ↑.

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>42</u> OF _____	DATE _____

QUICK KEY (See back for notes) <u>(.3.)</u> DATA FORMAT <u>MIXED USER SEQN.</u> RADIX: <u>H-H</u> MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>AEAA</u> A T 2 <u>AEAA</u> S 1 <u>AEAA</u> LSB <u>AEAA</u> RADIX CHOICES: (B) BINARY, (O) OCTAL, (H) HEX, (A) ASCII, or (E) EBCDIC	TRACE CONTROL NOTES For each level - TRACE is independent of the other commands STOP has priority over JUMP JUMP has priority over ADVANCE All four-trace commands in each level can come true on any of nine conditions Quick Key: Command Condition 0: If DATA = 0 1: Always 2: Never 3: If DATA = 0 and Sample Count = 0 4: If DATA = 0 and Sample Count = Delay 5: If DATA = 0 and Sample Count = Delay 6: If DATA = 0 and Sample Count = Delay 7: If DATA = 0 and Sample Count = Delay 8: If DATA = 0 and Sample Count = Delay 9: If DATA = 0 and Sample Count = Delay * 0 = S, J, A, or T which are assigned by Command type

TRACE CONTROL QUICK KEY LEVEL <u>0</u> DELAY = <u>DEC 515</u> <u>CLOCKS</u> END LEVEL <u>F</u> O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (.3.) STOP IF DATA = S AND SAMPLE COUNT > DELAY S = <u>0 1</u> (.2.) JUMP TO <u>0</u> NEVER O.F. J = <u>X X</u> (.2.) ADVANCE NEVER A = <u>X X</u> (.1.) TRACE ALWAYS T = <u>X X</u>	COMMENTS

QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (.....) STOP _____ S = _____ (.....) JUMP TO _____ O.F. J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____	COMMENTS

QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (.....) STOP _____ S = _____ (.....) JUMP TO _____ O.F. J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____	COMMENTS

QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (.....) STOP _____ S = _____ (.....) JUMP TO _____ O.F. J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____	COMMENTS

Figure 10-25. Setup Sample, Single External Clock (Sheet 1 of 2).

K101-D SET UP GUIDE

ORIGINATOR _____ TARGET SYSTEM PROBE TEST SET UP # 424 OF _____ DATE _____

CLOCK SELECT

QUICK KEY (1) MODE = EXTERNAL SINGLE-PHASED

SAMPLE CLOCKS:

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL ☒ EXT (_____ ● _____ ● AJ ↑) + (_____ + _____ + _____)

SECTION C = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER ☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER ☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER ☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

ENABLE CLOCKS: Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = (_____ ● _____ ● _____) + (_____ + _____ + _____)

DATA FORMAT NOTES

QUICK KEY	FORMAT & DESCRIPTION
0	HEX
1	Fixed hex format & CF AD sequence
2	OCTAL
3	Fixed octal format & CF AD sequence
4	BINARY
5	Fixed binary format & CF AD sequence
6	MIXED USER SEQN
7	Any user any sequence
8	MIXED CF AD SEQN
9	Any user fixed CF AD sequence
10	DEVICE MEMORIES
11	Fixed disassembled JF code format only if RTE B16 attached
12	OR
13	DEVICE NOT AVAILABLE
14	No RTE B16 attached

CLOCKING NOTES

QUICK KEY	SAMPLE CLOCK CHOICES
0	↑ ACTIVE RISING EDGE
1	↓ ACTIVE FALLING EDGE
2	- - - NOT USED

QUICK KEY	ENABLE CLOCK CHOICES
3	↑ POSITIVE TRUE
4	↓ NEGATIVE TRUE
5	- - - NOT USED

QUICK KEY	MODE & DESCRIPTIONS
0	INTERNAL All sections are sampled on the internal clock rate. Section A - Section B - Section C - Master external clock rate.
1	EXTERNAL SINGLE-PHASED All sections are sampled on the Master external clock rate. Section A - Section B - Section C - Master external clock rate.
2	EXTERNAL MULTI-PHASED Each section is sampled at its own rate. Section A - Section B - Section C - Master external clock rate. Section A - Section B - Section C - Master external clock rate.
3	MIXED SINGLE-PHASED Master must be external. Each section can be sampled at its own rate. Section A - Section B - Section C - Master external clock rate. Section A - Section B - Section C - Master external clock rate.
4	MIXED MULTI-PHASED Master must be external. Each section can be sampled at its own rate. Section A - Section B - Section C - Master external clock rate. Section A - Section B - Section C - Master external clock rate.
5	INTERNAL EXTENDED Each section is sampled at its own rate. Section A - Section B - Section C - Master external clock rate. Section A - Section B - Section C - Master external clock rate.

INPUT MODE

INPUT	MODE	THRESHOLD
		TYPE VALUE
CF - C8	_____	_____
C7 - C0	_____	_____
BF - B8	_____	_____
B7 - B0	_____	_____
AF - A8	<u>SAMPLE</u>	<u>ECL</u> <u>-1.30</u>
A7 - A0	_____	_____

PASS COUNTER:

LIMIT = 0-9999

QUICK KEY

(0)ARM MODE: MANUAL

LIMITS = _____ TO _____

CURSORS C: 0-512 R: 0-512

INPUT NOTES

DIRECT ENTRY KEY		MODE CHOICES	
SAMPLE		SAMPLE	
GLITCH		GLITCH	
LATCH		LATCH	
DEMUR		DEMUR	

THRESHOLD CHOICES

DIRECT ENTRY KEY		TYPE	VALUE
TTL		TTL	+1.40 VDC
ECL		ECL	+1.30 VDC
A		VARA	+9.99 TO +9.99 VDC
B		VARB	+9.99 TO +9.99 VDC

QUICK KEY

ARM COMMAND CHOICES

0	MANUAL
1	AUTO
2	AUTO STOP IF A = B
3	AUTO STOP IF A < B
4	AUTO STOP IF A > B WITHIN LIMITS
5	AUTO STOP IF A = B WITHIN LIMITS

LOGIC POLARITY

INPUT	F E D C B A 9 8 7 6 5 4 3 2 1 0
GROUP C	_____
GROUP B	_____
GROUP A	<u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u> <u>+</u>

POLARITY NOTES

DIRECT ENTRY KEY	POLARITY CHOICES
+	POSITIVE
-	NEGATIVE

DWS24-12.5183

Figure 10-25. Setup Sample, Single External Clock (Sheet 2 of 2).

Change Clock Select display to show the following:

$$\text{MASTER CLOCK} = (\text{---} \cdot \text{---} \cdot \text{---} \text{ AJ}\uparrow) + (\text{---} + \text{---} + \text{---})$$

Press  ,  ^H ,  twice,  twice,
 ^G .

The Clock Select display should look like Figure 10-26 which shows clock select for setup AJ[↑]. Each subsequent push of  measures the external master sample clock frequency. . Note that if you press **CLOCK SELECT** a second time after setting it up, a reading of the external master clock frequency is displayed. Each press of **CLOCK SELECT** takes another frequency measurement.

RECORD: Press  .

REVIEW: Display the Timing screen.

Press  ,  ^J .

The display should look like Figure 10-27. Confirm that either active edge will create the same recording.

Press  ,  , change active edges  ^{SET}
twice,  twice,  ^H ,  ,  ,
 .

There should be no inequalities. Turn off the Comparison

mode. Press  .

```
CLOCK=EXT - SGL GPIB=LOCS V=-00.00 16:20:37 MEM=M
CLOCK SELECT

MODE = EXTERNAL SINGLE-PHASED

INT. CLOCK PERIOD = 0100 NANoseconds

MASTER CLOCK = (CR+--+AJ+)(---+--+--+)

SAMPLE CLOCK

C = SAME AS MASTER
B = SAME AS MASTER
A = SAME AS MASTER

ENABLE -- used only in Latch & Demux.)

C = EXT (CR+--+--+)(---+--+--+ )
B = EXT (CR+--+--+)(---+--+--+ )
A = EXT (CR+--+--+)(---+--+--+ )

MASTER CLOCK = 1.00MS

C= R= (R-C)= ( ) CL= LEVEL=0 RDY
```

Figure 10-26. Clock Select for AJ†.




Figure 10-27. Recording for Sample Clock = AJ↑ or AJ↓.

10.2.4.3 Sample on a Pair of External Clocks (AJ↓ and AK↑)

SET UP: See setup guide in Figure 10-28.

A sample will be taken at each rising edge of the resultant sample clock which is created by combining AJ↓ and AK↑ into a logical OR expression (Figure 10-29). Each odd-numbered input pulse is sampled once.

Change Clock Select display to the following:

$$\text{MASTER CLOCK} = (\text{---} \cdot \text{---} \cdot \text{AJ}\downarrow) + (\text{---} + \text{---} + \text{AK}\uparrow)$$

Change trace control to S = 02

Press  ,  SET twice,  twice,  H ,
 ,  SET twice,  G ,  I .

RECORD: Press  .

REVIEW: Display timing screen. Press  .

The display should look like Figure 10-30. See Figures 10-31 and 10-32 for clocking with AJ↑ + AK↓. For Figure 10-31, a sample is taken at each rising edge of the resultant sample clock. Each even numbered input pulse is sampled twice. See Figures 10-33 and 10-34 for clocking with AJ↓ and AK↓. For Figure 10-33, a sample is taken at each rising edge of the resultant sample clock. Each even-numbered input pulse is sampled once.

K101-D SET UP GUIDE

ORIGINATOR	TARGET SYSTEM	SET UP #	DATE
(3) DATA FORMAT MIXED USER SEGN.			
RADIX: <u>H</u> MSB _____ 6 _____ D V 5 _____ A P 4 _____ T U 3 <u>A=AB</u> A T 2 <u>ACAA</u> <u>ADAA</u> S 1 _____ LSB <u>ACAA</u>		TRACE CONTROL NOTES DATA = Data Channel END STATE = End State STOP = Stop ADVANCE = Advance JUMP TO = Jump To JUMP = Jump TRACE = Trace ADVANCE = Advance DATA = Data Channel END STATE = End State STOP = Stop ADVANCE = Advance JUMP TO = Jump To JUMP = Jump TRACE = Trace ADVANCE = Advance	
RADIX CHOICES - (B) BINARY (O) OCTAL (H) HEX (A) ASCII or (E) EBCDIC			
TRACE CONTROL			
LEVEL <u>O</u> DELAY = <u>DEC 515</u> CLOCKS END LEVEL <u>F</u> QUICK KEY O F DEC/HEX 0-65 K CLOCKS/A PATTERNS		COMMENTS	
(3.) STOP IF DATA = <u>S</u> AND SAMPLE COUNT > DELAY			
S = <u>0 2</u>			
(2.) JUMP TO <u>O</u> NEVER			
J = <u>X X</u>			
(2.) ADVANCE NEVER			
A = <u>X X</u>			
(1.) TRACE ALWAYS			
T = <u>X X</u>			
TRACE CONTROL			
LEVEL _____ DELAY = _____ CLOCKS END LEVEL _____ QUICK KEY O F DEC/HEX 0-65 K CLOCKS/A PATTERNS		COMMENTS	
(.....) STOP _____			
S = _____			
(.....) JUMP TO _____			
J = _____			
(.....) ADVANCE _____			
A = _____			
(.....) TRACE _____			
T = _____			
TRACE CONTROL			
LEVEL _____ DELAY = _____ CLOCKS END LEVEL _____ QUICK KEY O F DEC/HEX 0-65 K CLOCKS/A PATTERNS		COMMENTS	
(.....) STOP _____			
S = _____			
(.....) JUMP TO _____			
J = _____			
(.....) ADVANCE _____			
A = _____			
(.....) TRACE _____			
T = _____			
TRACE CONTROL			
LEVEL _____ DELAY = _____ CLOCKS END LEVEL _____ QUICK KEY O F DEC/HEX 0-65 K CLOCKS/A PATTERNS		COMMENTS	
(.....) STOP _____			
S = _____			
(.....) JUMP TO _____			
J = _____			
(.....) ADVANCE _____			
A = _____			
(.....) TRACE _____			
T = _____			

Figure 10-28. Setup Guide Sample on Pair of External Clocks
(Sheet 1 of 2).

K101-D SET UP GUIDE

ORIGINATOR _____		TARGET SYSTEM _____		SETUP # _____ OF 43b		DATE _____	
CLOCK SELECT							
QUICK KEY () SAMPLE CLOCKS: MODE = <u>EXTERNAL SINGLE-PHASED</u>							
CJBJAJCKBKAK							
INTERNAL CLOCK PERIOD = _____ MASTER = ☐ INTERNAL ☒ EXT							
SECTION C = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS EXT ☐ SAME AS MASTER SECTION B = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS EXT ☐ SAME AS MASTER SECTION A = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS EXT ☐ SAME AS MASTER							
ENABLE CLOCKS: Used only in Latch and Demux CRBRARCSBSAS							
SECTION C = SECTION B = SECTION A = CR BR AR CS BS AS							
INPUT MODE							
INPUT CF — C8 C7 — C0 B7 — B8 B7 — B0 AF — A8 A7 — A0 MODE TYPE VALUE THRESHOLD VALUE							
<u>SAMPLE</u> <u>ECL</u> <u>-1.30</u>							
PASS COUNTER: LIMIT = <u>0.9999</u>							
QUICK KEY () ARM MODE: <u>MANUAL</u> LIMITS = _____ TO _____ CURSORS C: 0-512 R: 0-512							
LOGIC POLARITY							
INPUT F E D C B A 9 8 7 6 5 4 3 2 1 0 GROUP C GROUP B GROUP A							
↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑							
DATA FORMAT NOTES							
QUICK KEY FORMAT & DESCRIPTION 1. <u>HEX</u> 1. use hex format & L.F. AD sequence 2. <u>ASCII</u> 1. use ascii format & L.F. AD sequence 3. <u>UNARY</u> 1. use binary format & L.F. AD sequence 4. <u>MIXED L.F. AD</u> 1. use mixed L.F. AD sequence 5. <u>MIXED L.F. AD</u> 1. use mixed L.F. AD sequence 6. <u>DEVICE NAME/NUMBER</u> 1. use device name/number of device 7. <u>DEVICE NOT AVAILABLE</u> 1. use device not available							
CLOCKING NOTES							
QUICK KEY SAMPLE CLOCK CHOICES 1. <u>1</u> 1. use 1 clock choice 2. <u>2</u> 1. use 2 clock choices 3. <u>3</u> 1. use 3 clock choices 4. <u>4</u> 1. use 4 clock choices 5. <u>5</u> 1. use 5 clock choices 6. <u>6</u> 1. use 6 clock choices 7. <u>7</u> 1. use 7 clock choices 8. <u>8</u> 1. use 8 clock choices 9. <u>9</u> 1. use 9 clock choices 10. <u>10</u> 1. use 10 clock choices 11. <u>11</u> 1. use 11 clock choices 12. <u>12</u> 1. use 12 clock choices 13. <u>13</u> 1. use 13 clock choices 14. <u>14</u> 1. use 14 clock choices 15. <u>15</u> 1. use 15 clock choices 16. <u>16</u> 1. use 16 clock choices 17. <u>17</u> 1. use 17 clock choices 18. <u>18</u> 1. use 18 clock choices 19. <u>19</u> 1. use 19 clock choices 20. <u>20</u> 1. use 20 clock choices 21. <u>21</u> 1. use 21 clock choices 22. <u>22</u> 1. use 22 clock choices 23. <u>23</u> 1. use 23 clock choices 24. <u>24</u> 1. use 24 clock choices 25. <u>25</u> 1. use 25 clock choices 26. <u>26</u> 1. use 26 clock choices 27. <u>27</u> 1. use 27 clock choices 28. <u>28</u> 1. use 28 clock choices 29. <u>29</u> 1. use 29 clock choices 30. <u>30</u> 1. use 30 clock choices 31. <u>31</u> 1. use 31 clock choices 32. <u>32</u> 1. use 32 clock choices 33. <u>33</u> 1. use 33 clock choices 34. <u>34</u> 1. use 34 clock choices 35. <u>35</u> 1. use 35 clock choices 36. <u>36</u> 1. use 36 clock choices 37. <u>37</u> 1. use 37 clock choices 38. <u>38</u> 1. use 38 clock choices 39. <u>39</u> 1. use 39 clock choices 40. <u>40</u> 1. use 40 clock choices 41. <u>41</u> 1. use 41 clock choices 42. <u>42</u> 1. use 42 clock choices 43. <u>43</u> 1. use 43 clock choices 44. <u>44</u> 1. use 44 clock choices 45. <u>45</u> 1. use 45 clock choices 46. <u>46</u> 1. use 46 clock choices 47. <u>47</u> 1. use 47 clock choices 48. <u>48</u> 1. use 48 clock choices 49. <u>49</u> 1. use 49 clock choices 50. <u>50</u> 1. use 50 clock choices 51. <u>51</u> 1. use 51 clock choices 52. <u>52</u> 1. use 52 clock choices 53. <u>53</u> 1. use 53 clock choices 54. <u>54</u> 1. use 54 clock choices 55. <u>55</u> 1. use 55 clock choices 56. <u>56</u> 1. use 56 clock choices 57. <u>57</u> 1. use 57 clock choices 58. <u>58</u> 1. use 58 clock choices 59. <u>59</u> 1. use 59 clock choices 60. <u>60</u> 1. use 60 clock choices 61. <u>61</u> 1. use 61 clock choices 62. <u>62</u> 1. use 62 clock choices 63. <u>63</u> 1. use 63 clock choices 64. <u>64</u> 1. use 64 clock choices 65. <u>65</u> 1. use 65 clock choices 66. <u>66</u> 1. use 66 clock choices 67. <u>67</u> 1. use 67 clock choices 68. <u>68</u> 1. use 68 clock choices 69. <u>69</u> 1. use 69 clock choices 70. <u>70</u> 1. use 70 clock choices 71. <u>71</u> 1. use 71 clock choices 72. <u>72</u> 1. use 72 clock choices 73. <u>73</u> 1. use 73 clock choices 74. <u>74</u> 1. use 74 clock choices 75. <u>75</u> 1. use 75 clock choices 76. <u>76</u> 1.							

Figure 10-28. Setup Guide Sample on Pair of External Clocks
(Sheet 2 of 2).




Figure 10-29. Sample Clock = $AJ\downarrow + AK\uparrow$.






Figure 10-30. Recording for Sample Clock = $AJ\downarrow + AK\uparrow$.

Figure 10-31. Sample Clock = $AJ\uparrow + AK\downarrow$.Figure 10-32. Recording for Sample Clock = $AJ\uparrow + AK\downarrow$.




Figure 10-33. Sample Clock = AJ↓ + AK↓.




Figure 10-34. Recording for Sample Clock = AJ↓ + AK↓.

10.2.4.4 Latch (Enable) on a Single Input (AR↑, AR↓)

SET UP: See setup guide in Figure 10-35. Disconnect the AF through A8 probe from PROBE TEST connector and connect the A7 through A0 probe. Display page 6 of the Timing screen.

Press  ,  twice.

Inputs are held at the levels that exist when the latch enable signal goes false, then are released to be able to change when the signal is true. All transitions occur while the inputs are latched and, therefore, change synchronously with AR↑ going high. The latched inputs are then asynchronously sampled.

The inputs are latched while AR↑ is false (low) and released while it is true (high). Every transition is latched; therefore, all the inputs change synchronously with the rising edge of AR↑ (see Figure 10-36).

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SETUP # <u>44</u> OF _____	DATE _____
RADIX: <u>H-H</u> MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T J 3 <u>A1A1</u> A 1 2 <u>A1A1</u> S 1 <u>A1A1</u> LSB <u>A1A1</u>		DATA FORMAT <u>MIXED USER SEQN.</u> TRACE CONTROL NOTES * Each user TRACE is independent of the other commands STOP has priority over JUMP JUMP has priority over ADVANCE Any four major commands in each level can come true on any of nine conditions Quick Key: Command Condition 1 DATA = D 2 Always 3 Never 4 DATA = D and Sample Count Delay 5 DATA = D and Sample Count Delay 6 DATA = D and Sample Count Delay 7 DATA = D and Sample Count Delay 8 DATA = D and Sample Count Delay * D = 5, A or 1 which are assigned by command * 0 = 1	
RADIX CHOICES: (B) BINARY (O) OCTAL (H) HEX (A) ASCII (E) EBCDIC			
TRACE CONTROL			
QUICK KEY LEVEL <u>0</u> DELAY = <u>DEC 515</u> <u>CLOCKS</u> END LEVEL <u>F</u> O F DEC/HEX 0-65 K CLOCKS/A PATTERNS O F		COMMENTS	
(3) STOP IF DATA = S AND SAMPLE COUNT > DELAY S = 0 1 (2) JUMP TO <u>0</u> NEVER J = X X (2) ADVANCE NEVER A = X X (1) TRACE ALWAYS T = X X			
QUICK KEY LEVEL <u>0</u> DELAY = <u>DEC 515</u> <u>CLOCKS</u> END LEVEL <u>F</u> O F DEC/HEX 0-65 K CLOCKS/A PATTERNS O F			
() STOP S = () JUMP TO <u>0</u> J = () ADVANCE A = () TRACE T =			
QUICK KEY LEVEL <u>0</u> DELAY = <u>DEC 515</u> <u>CLOCKS</u> END LEVEL <u>F</u> O F DEC/HEX 0-65 K CLOCKS/A PATTERNS O F			
() STOP S = () JUMP TO <u>0</u> J = () ADVANCE A = () TRACE T =		COMMENTS	
QUICK KEY LEVEL <u>0</u> DELAY = <u>DEC 515</u> <u>CLOCKS</u> END LEVEL <u>F</u> O F DEC/HEX 0-65 K CLOCKS/A PATTERNS O F		COMMENTS	
() STOP S = () JUMP TO <u>0</u> J = () ADVANCE A = () TRACE T =		COMMENTS	

Figure 10-35. Setup Latch (Enable) on a Single Input (Sheet 1 of 2).

K101-D SET UP GUIDE

ORIGINATOR _____				TARGET SYSTEM PROBE TEST				SETUP # 44a OF _____				DATE _____			
CLOCK SELECT															
SAMPLE CLOCKS:				QUICK KEY (0)		MODE = <u>INTERNAL</u>									
				CJ		BJ		AJ		CK		BK		AK	
INTERNAL CLOCK PERIOD = <u>40</u>				☒ NANOSECONDS (20-1800) ☐ MICROSECONDS (1-1800) ☐ MILLISECONDS (1-160)											
MASTER =				☒ INTERNAL ☐ EXT		(-----●-----●-----) + (-----+-----+-----)									
SECTION C =				INT		☒ SAME AS MASTER ☐ 10 NANOSECONDS									
				EXT		☐ SAME AS MASTER ☐ (-----●-----●-----) + (-----+-----+-----)									
SECTION B =				INT		☒ SAME AS MASTER ☐ 10 NANOSECONDS									
				EXT		☐ SAME AS MASTER ☐ (-----●-----●-----) + (-----+-----+-----)									
SECTION A =				INT		☒ SAME AS MASTER ☐ 10 NANOSECONDS									
				EXT		☐ SAME AS MASTER ☐ (-----●-----●-----) + (-----+-----+-----)									
ENABLE CLOCKS:				Used only in Latch and Demux											
				CR		BR		AR		CS		BS		AS	
SECTION C =				(-----●-----●-----) + (-----+-----+-----)											
SECTION B =				(-----●-----●-----) + (-----+-----+-----)											
SECTION A =				(-----●-----●-----) + (-----+-----+-----)											
DATA FORMAT NOTES															
QUICK KEY				FORMAT & DESCRIPTION											
1				HEX Fixed hex format & LUT AD sequence											
2				OCTAL Fixed octal format & LUT AD sequence											
3				BINARY Fixed binary format & LUT AD sequence											
4				FIXED USER SELECTION Any valid AD sequence											
5				FIXED CT AD SELECTION Any valid fixed CT AD sequence											
6				DEVICE MEMORICONS Fixed device-specific code format, only if RTE attached											
7				DEVICE NOT AVAILABLE No RTE is attached											
CLOCKING NOTES															
QUICK KEY				SAMPLE CLOCK CHOICES											
1				☐ ACTIVE ONLY (NO USE) ☐ ACTIVE FAIL (NO USE) ☐ NOT USED											
QUICK KEY				ENABLE CLOCK CHOICES											
1				☐ ENABLE VEH 1 ☐ NEGATIVE VEH 1 ☐ NOT USED											
QUICK KEY				MODE & DESCRIPTIONS											
1				INTERNAL An internal clock source used for internal operations.											
2				EXTERNAL An external clock source used for external operations.											
3				FIXED USER SELECTION Any valid AD sequence.											
4				FIXED CT AD SELECTION Any valid fixed CT AD sequence.											
5				DEVICE MEMORICONS Fixed device-specific code format, only if RTE attached.											
6				DEVICE NOT AVAILABLE No RTE is attached.											
INPUT MODE															
INPUT				MODE				THRESHOLD							
								TYPE				VALUE			
CF - C8				_____				_____				_____			
C7 - C0				_____				_____				_____			
BF - B8				_____				_____				_____			
B7 - B0				_____				_____				_____			
AF - A8				<u>SAMPLE</u>				<u>ECL</u>				<u>-1.30</u>			
A7 - A0				<u>LATCH</u>				<u>ECL</u>				<u>-1.30</u>			
QUICK KEY (0)				ARM MODE: <u>MANUAL</u>											
LIMITS = _____ TO _____				CURSORS C: 0-512 R: 0-512											
PASS COUNTER:				LIMIT = <u>0-9999</u>											
INPUT NOTES															
DIRECT ENTRY KEY				MODE CHOICES											
SAMPLE				SAMPLE											
LATCH				LATCH											
DEMUX				DEMUX											
THRESHOLD CHOICES															
DIRECT ENTRY KEY				TYPE											
TTL				TTL											
ECL				ECL											
A				A											
B				B											
QUICK KEY				ARM COMMAND CHOICES											
MANUAL				MANUAL											
1				1											
2				2											
3				3											
4				4											
5				5											
6				6											
7				7											
8				8											
9				9											
0				0											
10				10											
11				11											
12				12											
13				13											
14				14											
15				15											
16				16											
17				17											
18				18											
19				19											
20				20											
21				21											
22				22											
23				23											
24				24											
25				25											
26				26											
27				27											
28				28											
29				29											
30				30											
31				31											
32				32											
33				33											
34				34											

Figure 10-35. Setup Latch (Enable) on a Single Input (Sheet 2 of 2).




Figure 10-36. Enable = AR↑.

Set up the Clock Select screen.

Press  ,  G ,  SET ,  K ,  G ,
 SET three times,  I ,  twice,  G .

Display the Input Mode screen.

Press  ,  twice,  U ,  ,
 P .

Display the Data Format screen.

Press  ,  SET twice,  a ,  N ,
 a ,  M ,  a ,  L ,  a ,
 K ,  SET ,  a ,  J ,  a ,
 I ,  a ,  H ,  a ,  G .

Display Trace Control screen.

Press  ,  SET twice,  G ,  H .

Clock Select and Input Mode screens should look like Figures 10-37 and 10-38.

```

CLOCK=0040  NEED SP12=0000  Y=-22.20  (4) 00:45  MEMEM
CLOCK SELECT

MODE = INTERNAL

INT. CLOCK PERIOD = 0040  NANOSECONDS

MASTER CLOCK = INTERNAL

SAMPLE CLOCK

I = INT 0040  NANOSECONDS
S = INT 0040  NANOSECONDS
A = INT 0040  NANOSECONDS

ENABLE -- used only in Latch & Demux.

I = EXT (CR↑) + ( ) + ( ) + ( )
S = EXT (CR↑) + ( ) + ( ) + ( )
A = EXT ( ) + (AR↑) + ( ) + ( )

C=  R=  (P-C)=  CL= LEVEL=0  RDY

```

Figure 10-37. Clock Select for Enable = AR↑.

```

CLOCK=0040  NEED SP12=0000  Y=-22.20  (4) 00:45  MEMEM
INPUT MODE

INPUT  MODE  THRESHOLD

IF-01  SAMPLE  TTL  +0.40  PASS COUNTER
IF-02  SAMPLE  TTL  +0.40  COUNT = 2222
SF-03  SAMPLE  TTL  +0.40  LIMIT = 0000
ST-02  SAMPLE  TTL  +0.40
AP-03  SAMPLE  ECL  +0.30
LT-02  LATCH  ECL  +0.30

MAN MODE: MANUAL

LIMITS = 0 TO 500

NOTE -- In DEMUX on P-0 and 00:00
on T-0 and 00:00.

C=  R=  (P-C)=  CL= LEVEL=0  RDY

```

Figure 10-38. Input Mode for Latch on Single Input.

RECORD: Press  .

REVIEW: Display the Timing screen. Press  .

The display should look like Figure 10-39. Note that all transitions now occur synchronously.

SET UP: When $AR\downarrow$ is used, the inputs are latched while $AR\downarrow$ is false (high) and released while it is true (low). Since the latching occurs totally within each pulse (i.e., no input signal transitions occur during the latch period), the latch signal has no effect on the inputs (see Figure 10-40).

Change the Clock Select display to the following:

$$\text{ENABLE A} = \text{EXT} (\_ \cdot \_ \cdot AR\downarrow) + (\_ + \_ + \_)$$

Press  ,  SET four times,  twice,  .

RECORD: Press  .

REVIEW: Press  .

When $AR\downarrow$ is used this display should look like Figure 10-41. Note that the transitions are asynchronous.




Figure 10-39. Recording of Asynchronously Sampled Latched Inputs for
Enable = AR↑.




Figure 10-40. Function of Input Signal Transitions Latch Enable Signal.




Figure 10-41. Recording for Enable = AR↓.

SET UP: When $AS\uparrow$ is used the inputs are latched while $AS\uparrow$ is false (low) and released while it is true (high). Every other transition is latched (see Figure 10-42). Note that every other input transition occurs during a latched period and, therefore, cannot change until enable returns to true.

When $AS\uparrow$ is used the Timing display should look like Figure 10-43. Note that every other transition is synchronous.

SET UP: When $AS\downarrow$ is used the inputs are latched while $AS\downarrow$ is false (high) and released while it is true (low). Every other transition is latched (see Figure 10-44) or every other input transition $AS\downarrow$ occurs during a latched period and, therefore, cannot change until enable returns to true.

When $AS\downarrow$ is used the Timing display should look like Figure 10-45.




Figure 10-42. Enable = AS↑ Every Other Transition Latched.




Figure 10-43. Time Recording for Enable = AS↑.




Figure 10-44. Enable = AS↓, Inputs Latched When AS↓ True.




Figure 10-45. Recording for Enable = AS↓.

10.2.4.5 Latch (Enable) on a Combination of Inputs ($AR\uparrow + AS\uparrow$, $AR\downarrow + AS\uparrow$, $AR\uparrow + AJ\downarrow$, $AR\downarrow + AJ\downarrow$)

SET UP: The latch enable signal is created by combining $AR\uparrow$ and $AS\downarrow$ into a logical OR expression. The inputs are latched while the resultant signal is false and released while it is true. Every other transition is latched (see Figure 10-46). Every other input transition occurs during a latched period and, therefore, cannot change until the enable expression becomes true.

Change Clock Select display to the following:



$$\text{ENABLE A} = \text{EXT} (\_\cdot\_\cdot AR\uparrow) + (\_\_+ \_\_+ AS\uparrow)$$

Press  ,  four times,  twice,  ,  three times, .

RECORD: Press .

REVIEW: Display the Timing screen. Press .

The display should look like Figure 10-47.

Figure 10-46. Enable = $AR\uparrow + AS\uparrow$.Figure 10-47. Recording for Enable = $AR\uparrow + AS\uparrow$.

SET UP: When $AR\downarrow + AS\uparrow$ is used, the latch enable signal is created by combining $AR\downarrow$ and $AS\downarrow$ into a logical OR expression. The inputs are latched while the resultant enable signal is false and released while it is true. Since latching occurs totally within every other pulse, the latch signal has no affect on the inputs (see Figure 10-48). No input transitions occur during a latched period; therefore, the Enable expression has no affect on the inputs.

When $AR\downarrow + AS\uparrow$ is used, the Timing display should look like Figure 10-49.

SET UP: When $AR\uparrow + AS\downarrow$ is used the latch enable signal is created by combining $AR\uparrow$ and $AS\downarrow$ into a logical OR expression. The inputs are latched while the resultant signal is false and released while it is true. Latching occurs at every other transition (see Figure 10-50). Note that every other input transition occurs during a latched period and, therefore, cannot change until enable becomes true.

Change Clock Select display to the following:

ENABLE A = EXT ($\_ \cdot \_ \cdot AR\uparrow$) + ($\_ + \_ + AS\downarrow$)

Press  ,  four times,  twice,  0 ,  three times,  1 .

RECORD: Press  .

REVIEW: Press  .

When $AR\uparrow + AS\downarrow$ is used, the Timing display should look like Figure 10-51.




Figure 10-48. Enable = AR↓ + AJ↑.






Figure 10-49. Recording for Enable = AR↓ + AS↑.

Figure 10-50. Enable = $AR\uparrow + AS\downarrow$.Figure 10-51. Recording for Enable = $AR\uparrow + AS\downarrow$.

SET UP: When $AR\downarrow + AS\downarrow$ is used the latch enable signal is created by combining $AR\downarrow$ and $AS\downarrow$ into a logical OR expression. The inputs are latched while the resultant signal is false and released while it is true. Since the latching occurs totally within every other pulse, the latch signal has no affect on the inputs (see Figure 10-52). Note that no input transitions occur during a latched period; therefore, latch enable has no affect on the inputs.

Change Clock Select display to the following:

$$\text{ENABLE A} = \text{EXT} (\_ \cdot \_ \cdot AR\downarrow) + (\_ + \_ + AS\downarrow)$$

Press  ,  SET four times,  five times,  .

RECORD: Press  .

REVIEW: Press  .

When $AR\downarrow + AS\downarrow$ is used, the Timing display should look like Figure 10-53.




Figure 10-52. Enable = $AR\downarrow + AS\downarrow$.




Figure 10-53. Recording for Enable = AR↓ + AS↓.

10.2.4.6 Demultiplex on a Single Enable Input (AR↑, AR↓, AS↑, AS↓)

SET UP: The inputs on A7 through A0 are put in the Sample input mode. The inputs on A7 to A0 are also sent to AF through A8 and latched there by the enable signal AR↑.

Change Clock Select display to the following:

$$\text{ENABLE A} = \text{EXT} (\text{---} \cdot \text{---} \cdot \text{AR}\uparrow) + (\text{---} + \text{---} + \text{---})$$

Change Input mode for inputs AF through A8 and A7 through A0 to display DEMUX.

Display Clock Select screen. Press  ,  SET four times,  twice,  G ,  three times,  .

Display Input Mode screen. Press  ,  three times,  .

RECORD: Press  .

REVIEW: Display Timing screen. Press  .

The display should look like Figure 10-54. The same information is sampled on inputs A7 through A0 and latched before sampling on AF through A8.




Figure 10-54. AF Through A8 Latched by AR↑.

SET UP: When $AR\downarrow$ is used the A7 through A0 inputs also sent to AF through A8 are latched there by the enable signal $AR\downarrow$.

Change Clock Select display to the following:

$$\text{ENABLE A} = \text{EXT} (\_ \cdot \_ \cdot AR\downarrow) + (\_ + \_ + \_)$$

Press  ,  four times,  twice,  .

RECORD: Press  .

REVIEW: Press  .

When $AR\downarrow$ is used, the Timing display should look like Figure 10-55. Demultiplexing the information on inputs A7 through A0 also sends the same information to AF through A8, where it is latched by enable = $AR\downarrow$.

SET UP: When $AS\uparrow$ is used, the A7 through A0 inputs also sent to AF through A8 are latched there by the enable signal $AS\uparrow$.

When $AS\uparrow$ is used, the Timing display should look like Figure 10-56. Demultiplexing the information on inputs A7 through A0 also sends the same information to AF through A8, where it is latched by enable = $AS\uparrow$.




Figure 10-55. AF Through AS Latched by AR↓.




Figure 10-56. AF Through A8 Latched by AS↑.

SET UP: When AS↓ is used, the A7 through A0 inputs also sent to AF through A8, are latched there by the enable signal AS↓.

Change Clock Select display to the following:

ENABLE A = EXT (_ . _) + (_ + _ + AS↓)

Press  ,  SET four times,  five times,

 H .

RECORD: Press  .

REVIEW: Press  .

When AS↓ is used, the Timing display should look like Figure 10-57. Demultiplexing the information on inputs A7 through A0 also sends the same information to AF through A8, where it is latched by enable = AS↓.




Figure 10-57. AF Through AS Latched by AS↓.

10.2.4.7 Demultiplex on a Combination of Enable Signals ($AR\uparrow + AS\uparrow$, $AR\downarrow + AS\uparrow$, $AR\uparrow + AS\downarrow$, $AR\downarrow + AS\downarrow$)

SET UP: The A7 through A0 inputs, also sent to AF through A8, are latched there by the enable signal $AR\uparrow$, $AS\uparrow$. Change Clock Select display to the following:

$$ENABLE A = EXT (\_ \cdot \_ \cdot AR\uparrow) + (\_ + \_ + AS\uparrow)$$

Press  ,  SET four times,  twice,  0 ^{Hx1} ,  three times,  0 ^{Hx1} .

RECORD: Press  .

REVIEW: Display the Timing screen. Press  .

The display should look like Figure 10-58. Demultiplexing the information on inputs A7 through A0 also sends the same information to AF through A8, where it is latched by enable = $AR\uparrow + AS\uparrow$.




Figure 10-58. AF Through A8 Latched by $AR\uparrow + AS\uparrow$.

SET UP: When $AR\downarrow + AS\uparrow$ is used, the A7 through A0 inputs, also sent to AF through A8, are latched there by the enable signal $AR\downarrow + AS\uparrow$.

Change Clock Select display to the following:

ENABLE A = EXT ($\underline{\hspace{0.5cm}} \cdot \underline{\hspace{0.5cm}} \cdot AR\downarrow$) + ($\underline{\hspace{0.5cm}} + \underline{\hspace{0.5cm}} + AS\uparrow$)

Press CLOCK
SELECT , ▽ SET four times, ▶ twice,

Hx3
1 .

RECORD: Press ARM .

REVIEW: Press TIMING .

When $AR\downarrow + AS\uparrow$ is used, the display should look like Figure 10-59. Demultiplexing the information on inputs A7 through A0 also sends the same information to AF through A8, where it is latched by enable = $AR\downarrow + AS\uparrow$.




Figure 10-59. AF Through A8 Latched by $AR\downarrow + AS\uparrow$.

SET UP: When $AR\uparrow + AS\downarrow$ is used, the A7 through A0 inputs also sent to AF through A8, are latched there by the enable signal $AR\uparrow + AS\downarrow$.

When $AR\uparrow + AS\downarrow$ is used, the Timing display should look like Figure 10-60. Demultiplexing the information, on inputs A7 through A0 also sends the same information to AF through A8, where it is latched by enable = $AR\uparrow + AS\downarrow$.

SET UP: When $AR\downarrow + AS\downarrow$ is used, the A7 through A0 inputs also sent to AF through A8, are latched there by the enable signal $AR\downarrow + AS\downarrow$.

When $AR\downarrow + AS\downarrow$ is used, the Timing display should look like Figure 10-61. Demultiplexing the information on inputs A7 through A0 also sends the same information to AF through A8, where it is latched by enable = $AR\downarrow + AS\downarrow$.




Figure 10-60. AF Through AS Latched by $AR\uparrow + AS\downarrow$.




Figure 10-61. AF Through A8 Latched by AR↓ + AS↓.

10.2.5 TRACE CONTROL

The following are specific examples of the basic building blocks of trace control. There are some minor variations in some of the commands. (For example, TRACE IF DATA = T is often substituted for TRACE NEVER to better illustrate the recording process.) You may also notice some difference between a figure and what is displayed on your screen. This is due to remaining values from previous trace control routines. Specifically, if a command is NEVER or ALWAYS, then the value of its associated word recognizer is ignored, as if it were "don't care." Similarly, if DELAY is not used in any of a level's commands, then the specified delay value is ignored, as if it were "zero."

10.2.5.1 Fill Memory with Samples from Anywhere in Data Stream

SET UP: Unplug the A7 through A0 probe and connect the AF through A8 probe to PROBE TEST. See setup guide in Figure 10-62.

Display Clock Select screen.

Press  ,  ^{Hx3} ,  ⁺ SET twice,  five times,  ^{Hx6} 2 .

Display Input Mode screen.

Press  ,  ,  ^{Hx3} ,  twice,  ^{SAMPLE} C .

Display Data Format screen.

Press  ,  ^{Hx12} 3 ,  ⁺ SET twice,  ^{ASCII} A ,  ^{DEMUX} F ,  ^{ASCII} A ,  ^{LATCH} E ,  ^{ASCII} A ,  ^{GLITCH} D ,  ^{ASCII} A ,  ^{SAMPLE} C .

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>51.1</u> OF _____	DATE _____
(3) DATA FORMAT MIXED USER SEQN. RADIX: <u>H H</u> MSB _____ 1 6 _____ D N 5 _____ A P 4 _____ T J 3 <u>AEAB</u> A T 2 <u>AEAA</u> S 1 <u>ADA1</u> LSB <u>ACAA</u>		TRACE CONTROL NOTES 1. The main report 2. The 1st 100 samples of the other 1000 samples 3. The 1st 100 samples of the other 1000 samples 4. The 1st 100 samples of the other 1000 samples 5. The 1st 100 samples of the other 1000 samples 6. The 1st 100 samples of the other 1000 samples 7. The 1st 100 samples of the other 1000 samples 8. The 1st 100 samples of the other 1000 samples 9. The 1st 100 samples of the other 1000 samples 10. The 1st 100 samples of the other 1000 samples 11. The 1st 100 samples of the other 1000 samples 12. The 1st 100 samples of the other 1000 samples 13. The 1st 100 samples of the other 1000 samples 14. The 1st 100 samples of the other 1000 samples 15. The 1st 100 samples of the other 1000 samples 16. The 1st 100 samples of the other 1000 samples 17. The 1st 100 samples of the other 1000 samples 18. The 1st 100 samples of the other 1000 samples 19. The 1st 100 samples of the other 1000 samples 20. The 1st 100 samples of the other 1000 samples 21. The 1st 100 samples of the other 1000 samples 22. The 1st 100 samples of the other 1000 samples 23. The 1st 100 samples of the other 1000 samples 24. The 1st 100 samples of the other 1000 samples 25. The 1st 100 samples of the other 1000 samples 26. The 1st 100 samples of the other 1000 samples 27. The 1st 100 samples of the other 1000 samples 28. The 1st 100 samples of the other 1000 samples 29. The 1st 100 samples of the other 1000 samples 30. The 1st 100 samples of the other 1000 samples 31. The 1st 100 samples of the other 1000 samples 32. The 1st 100 samples of the other 1000 samples 33. The 1st 100 samples of the other 1000 samples 34. The 1st 100 samples of the other 1000 samples 35. The 1st 100 samples of the other 1000 samples 36. The 1st 100 samples of the other 1000 samples 37. The 1st 100 samples of the other 1000 samples 38. The 1st 100 samples of the other 1000 samples 39. The 1st 100 samples of the other 1000 samples 40. The 1st 100 samples of the other 1000 samples 41. The 1st 100 samples of the other 1000 samples 42. The 1st 100 samples of the other 1000 samples 43. The 1st 100 samples of the other 1000 samples 44. The 1st 100 samples of the other 1000 samples 45. The 1st 100 samples of the other 1000 samples 46. The 1st 100 samples of the other 1000 samples 47. The 1st 100 samples of the other 1000 samples 48. The 1st 100 samples of the other 1000 samples 49. The 1st 100 samples of the other 1000 samples 50. The 1st 100 samples of the other 1000 samples 51. The 1st 100 samples of the other 1000 samples 52. The 1st 100 samples of the other 1000 samples 53. The 1st 100 samples of the other 1000 samples 54. The 1st 100 samples of the other 1000 samples 55. The 1st 100 samples of the other 1000 samples 56. The 1st 100 samples of the other 1000 samples 57. The 1st 100 samples of the other 1000 samples 58. The 1st 100 samples of the other 1000 samples 59. The 1st 100 samples of the other 1000 samples 60. The 1st 100 samples of the other 1000 samples 61. The 1st 100 samples of the other 1000 samples 62. The 1st 100 samples of the other 1000 samples 63. The 1st 100 samples of the other 1000 samples 64. The 1st 100 samples of the other 1000 samples 65. The 1st 100 samples of the other 1000 samples 66. The 1st 100 samples of the other 1000 samples 67. The 1st 100 samples of the other 1000 samples 68. The 1st 100 samples of the other 1000 samples 69. The 1st 100 samples of the other 1000 samples 70. The 1st 100 samples of the other 1000 samples 71. The 1st 100 samples of the other 1000 samples 72. The 1st 100 samples of the other 1000 samples 73. The 1st 100 samples of the other 1000 samples 74. The 1st 100 samples of the other 1000 samples 75. The 1st 100 samples of the other 1000 samples 76. The 1st 100 samples of the other 1000 samples 77. The 1st 100 samples of the other 1000 samples 78. The 1st 100 samples of the other 1000 samples 79. The 1st 100 samples of the other 1000 samples 80. The 1st 100 samples of the other 1000 samples 81. The 1st 100 samples of the other 1000 samples 82. The 1st 100 samples of the other 1000 samples 83. The 1st 100 samples of the other 1000 samples 84. The 1st 100 samples of the other 1000 samples 85. The 1st 100 samples of the other 1000 samples 86. The 1st 100 samples of the other 1000 samples 87. The 1st 100 samples of the other 1000 samples 88. The 1st 100 samples of the other 1000 samples 89. The 1st 100 samples of the other 1000 samples 90. The 1st 100 samples of the other 1000 samples 91. The 1st 100 samples of the other 1000 samples 92. The 1st 100 samples of the other 1000 samples 93. The 1st 100 samples of the other 1000 samples 94. The 1st 100 samples of the other 1000 samples 95. The 1st 100 samples of the other 1000 samples 96. The 1st 100 samples of the other 1000 samples 97. The 1st 100 samples of the other 1000 samples 98. The 1st 100 samples of the other 1000 samples 99. The 1st 100 samples of the other 1000 samples 100. The 1st 100 samples of the other 1000 samples	
TRACE CONTROL LEVEL <u>0</u> DELAY = <u>DEC 515</u> <u>CLOCKS</u> END LEVEL <u>F</u> QUICK KEY OF DEC/HEX 0/65 K CLOCKS/A PATTERNS OF (3) STOP IF DATA = S AND SAMPLE COUNT > DELAY S = <u>X X</u> 2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (2) ADVANCE <u>NEVER</u> A = <u>X X</u> (1) TRACE <u>ALWAYS</u> T = <u>X X</u>		COMMENTS 515 SEQUENTIAL SAMPLES WILL BE RECORDED BEGINNING AT A RANDOM LOCATION.	
LEVEL <u>0</u> DELAY = <u>DEC/HEX 0/65 K</u> <u>CLOCKS/A PATTERNS</u> END LEVEL <u>OF</u> QUICK KEY OF DEC/HEX 0/65 K CLOCKS/A PATTERNS OF () STOP _____ S = _____ () JUMP TO <u>0</u> _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____		COMMENTS	
LEVEL <u>0</u> DELAY = <u>DEC/HEX 0/65 K</u> <u>CLOCKS/A PATTERNS</u> END LEVEL <u>OF</u> QUICK KEY OF DEC/HEX 0/65 K CLOCKS/A PATTERNS OF () STOP _____ S = _____ () JUMP TO <u>0</u> _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____		COMMENTS	

Figure 10-62. Setup Guide: Fill Memory with Samples from Anywhere in Data Stream (Sheet 1 of 2).

K101-D SET UP GUIDE

ORIGINATOR

TARGET SYSTEM

PROBE TEST

SET UP #511 OF

DATE

CLOCK SELECT

QUICK KEY

MODE = EXT. SINGLE PHASED

CJ

BJ

AJ

CK

BK

AK

SAMPLE CLOCKS:

INTERNAL CLOCK PERIOD =

MASTER =

INTERNAL

EXT

INT

SECTION C =

EXT

INT

SECTION B =

EXT

INT

SECTION A =

EXT

ENABLE CLOCKS:

Use only in Latch and Demux

SECTION C =

SECTION B =

SECTION A =

CR

BR

AR

CS

BS

AS

SECTION C =

SECTION B =

SECTION A =

INPUT MODE

INPUT

MODE

THRESHOLD

TYPE

VALUE

CF - C8

C7 - C0

BF - B8

B7 - B0

AF - A8

A7 - A0

SAMPLE

ECL

- 1.30

QUICK KEY

ARM MODE: AUTO

LIMITS = TO

C: 0.012 R: 0.012

PASS COUNTER:

LIMIT = 0.000

INPUT NOTES

DIRECT ENTRY KEY

MODE CHOICES

SAMPLE

GLITCH

LATCH

DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY

TYPE

VALUE

FTL

ECL

A

B

FTL

ECL

VARA

VARB

FTL

ECL

VARA

VARB

QUICK KEY

ARM COMMAND CHOICES

MANUAL

AUTO STOP IF A > B

AUTO STOP IF A > B

AUTO STOP IF A > B WITHIN LIMITS

AUTO STOP IF A > B WITHIN LIMITS

LOGIC POLARITY

INPUT

F

E

D

C

B

A

9

8

7

6

5

4

3

2

1

0

GROUP C

GROUP B

GROUP A

+

POLARITY NOTES

DIRECT ENTRY KEY

POLARITY CHOICES

POSITIVE

NEGATIVE

DWS24-12.5183

Figure 10-62. Setup Guide: Fill Memory with Samples from Anywhere in Data Stream (Sheet 2 of 2).

 SET,  ,  ,  ,  ,  ,
 P,  ,  .

Display Trace Control screen.

Press  ,  SET,  ,  SET,  SPACE
 twice.

The Trace Control screen should look like Figure 10-63.

RECORD: Press  .

REVIEW: Display Timing screen.

Press  ,  . You should be on page 4.

Observe how the pattern starts in a different location for every recording. This is because no unique starting or stopping location is specified for capturing the information; it happens randomly.

Stop.

Press  .




Figure 10-63. Fill Memory From Anywhere in the Data Stream.

10.2.5.2 Record What Happens Immediately After an Event

SET UP: Change the trace control program to be as in Figures 10-64 and 10-65.

Press  ,  SET ,  ,  SET twice,
 ^{Hx1} G ,  SET ,  ^{Hx1} G ,  ^{Hx3} H ,  SET ,  ^{Hx1} G ,
 SET ,  ^{Hx1} G ,  ^{Hx3} H ,  SET ,  ^{Hx3} H , 
 twice,  ^{V24} L ,  ^{Hx3} H ,  ^{Hx3} H ,  SET ,  ^{V24} L .

RECORD: Press  .

REVIEW: Display Timing screen. Press  .

Notice that the pattern consistently starts in the same location.

Press  to see the same thing in the Data Domain display. Stop. Press  .

This display should look like Figure 10-66. Note that the event of interest is the word 01 at location 000; it was captured by the trace control conditions on level 0, as indicated by CL = 0.

Press  (see Figure 10-67).

Note that this and all subsequent words in memory were captured by trace control level 1.




Figure 10-66. Event 01 Recorded by Trace Level 0.




Figure 10-67. Words Recorded by Trace Level 1.

10.2.5.3 Record What Happens Immediately Before an Event

SET UP: Change the arm mode to manual.

Press  ,  ,  G .

Change trace control.

Press  ,  SET ,  G ,  SET ,  G ,
 H ,  SET twice,  I ,  SET twice,  H .

RECORD: Press  .

REVIEW: Show the Data display. Press  .

Note that CL = F and that the data are all zeros.

Press  ,  SET ,  L ,  G ,  G ,
 .

Press  until CL = 0 (see Figure 10-68).

This is the first traced sample. Tracing continued until 01 occurred and then stopped. Since the Probe Test pattern generator output is continuous and your press of

 is asynchronous with it, tracing can start at

any point in the cycle. However, since the pattern repeats every ten sample clocks, a maximum of nine words can occur before the S = 01 condition is met. To see how

the first word sampled can vary, press  again and then  SET , or  .




Figure 10-68. First Traced Sample.

This finds the first word captured on level 0 (indicated by CL = 0). Note that location 511 always holds the word 01. Repeat this process several times.

Press  until C is at location P-2 (see Figure 10-69).

Note that CL = ?. These last three locations (also referred to as 512, 513, and 514) are the pipeline and sample register contents -- words not yet evaluated by the trace control circuitry.




Figure 10-69. Last Three Displayed Words Sampled.

10.2.5.4 Record What Happens Around an Event

SET UP: The following will put an event of interest in the middle of memory. Specifically, to put word 01 in sample location 246, the stop of tracing must be delayed by 265(511 - 246) sample clocks. Change the trace control program.

Press  ,  SET ,  SET twice,  0 ^G ,
 SET three times,  1 ^H ,  twice,  2 ^I ,
 6 ^M ,  5 ^L .

RECORD: Press  .

REVIEW: Press  ,  SET ,  2 ^I ,  3 ^J ,  6 ^M ,
 .

Press  until C is at location 246.

The display will look similar to Figure 10-70. The event of interest, 01, has been placed at the specified mid-memory location 246. Note that 01 was recorded there by trace level 0. The following 265 words were recorded by trace level 1. (Again, because of Probe Test's repetitive pattern, only up to nine words could have been recorded on level 0 before 01 occurred.)




Figure 10-70. Event Placed at Location 246.

10.2.5.5 Record What Happens Long After an Event

SET UP: Use the setup guide of Figure 10-71. This will capture a memory full of information long after an event, as well as the event itself, yet without the intervening information.

Press  ,  five times,  ,  ,
 ,  ,  ,  ,  twice,
 ,  ,  ,  ,  twice,
 ,  twice  ,  ,  ,
 twice,  ,  ,  ,  ,
 .

RECORD: Press  .

REVIEW: Press  ,  ,  ,  .

The display should look like Figure 10-72. Recording the words in locations 002 to 511 was delayed from recording the word at location 001 by 515 sample clocks. The intervening words were not recorded.

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>5110</u> OF _____	DATE _____
QUICK KEY (S) DATA FORMAT <u>MIXED USER SEON.</u>		TRACE CONTROL NOTES For each test TRACE is independent of the other commands STOP has priority over JUMP JUMP has priority over ADVANCE All four major commands in each level can come true on any of nine conditions Quick Key Command Condition 0 If DATA = D 1 Always 2 Never 3 If DATA = D and Sample Count = Delay 4 If DATA = D and Sample Count = Delay 5 If DATA = D and Sample Count = Delay 6 If DATA = D and Sample Count = Delay 7 If DATA = D and Sample Count = Delay 8 If DATA = D and Sample Count = Delay (D = S, A, or T which are assigned by command - (DE))	
RADIX: <u>H H</u> MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>A F A B</u> A T 2 <u>A E A A</u> S 1 <u>A P A 9</u> LSB <u>A C A 8</u> RADIX CHOICES (B) BINARY, (D) OCTAL, (H) HEX, (A) ASCII, or (E) EBCDIC			
TRACE CONTROL			
QUICK KEY LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> (2) STOP <u>NEVER</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (0) ADVANCE IF DATA = A A = <u>0 1</u> (0) TRACE IF DATA = A T = <u>0 1</u>		COMMENTS ONLY 01 IS TRACED INTO MEMORY. AT ITS OCCURRENCE, TRACE CONTROL ADVANCES TO LEVEL 1.	
QUICK KEY LEVEL <u>1</u> DELAY = <u>DEC 515</u> <u>CLOCKS</u> END LEVEL <u>F</u> (2) STOP <u>NEVER</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (5) ADVANCE IF DATA = A AND SAMPLE COUNT = DELAY A = <u>X X</u> (2) TRACE <u>NEVER</u> T = <u>X X</u>		COMMENTS NOTHING IS TRACED IN THIS LEVEL IT MERELY WAITS FOR 515 CLOCKS TO OCCUR BEFORE ADVANCING.	
QUICK KEY LEVEL <u>2</u> DELAY = <u>DEC 510</u> <u>CLOCKS</u> END LEVEL <u>F</u> (5) STOP IF DATA = S AND SAMPLE COUNT = DELAY S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (2) ADVANCE <u>NEVER</u> A = <u>X X</u> (1) TRACE <u>ALWAYS</u> T = <u>X X</u>		COMMENTS THE REST OF MEMORY IS FILLED WITH THE NEXT 510 SEQUENTIAL SAMPLES.	
QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ () STOP _____ S = _____ () JUMP TO _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____		COMMENTS	

Figure 10-71. Setup Guide: Record What Happens Around an Event
(Sheet 1 of 2).

K101-D SET UP GUIDE 5.1.2 D

ORIGINATOR _____ TARGET SYSTEM _____ SET UP # _____ OF _____ DATE _____

CLOCK SELECT

QUICK KEY (1) **MODE = EXTERNAL SINGLE-PHASED**

SAMPLE CLOCKS:

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL ☒ EXT (— — — — — • — — — — — • — — — — —) + (— — — — — + — — — — — + — — — — —)

SECTION C = INT ☐ SAME AS MASTER ☐ 10 NANoseconds
EXT ☐ SAME AS MASTER (— — — — — • — — — — — • — — — — —) + (— — — — — + — — — — — + — — — — —)

SECTION B = INT ☐ SAME AS MASTER ☐ 10 NANoseconds
EXT ☐ SAME AS MASTER (— — — — — • — — — — — • — — — — —) + (— — — — — + — — — — — + — — — — —)

SECTION A = INT ☐ SAME AS MASTER ☐ 10 NANoseconds
EXT ☒ SAME AS MASTER (— — — — — • — — — — — • — — — — —) + (— — — — — + — — — — — + — — — — —)

ENABLE CLOCKS: Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (— — — — — • — — — — — • — — — — —) + (— — — — — + — — — — — + — — — — —)

SECTION B = (— — — — — • — — — — — • — — — — —) + (— — — — — + — — — — — + — — — — —)

SECTION A = (— — — — — • — — — — — • — — — — —) + (— — — — — + — — — — — + — — — — —)

INPUT MODE

INPUT **MODE** **THRESHOLD**

CF — C8 _____ TYPE _____ VALUE _____

C7 — C0 _____ TYPE _____ VALUE _____

BF — B8 _____ TYPE _____ VALUE _____

B7 — B0 _____ TYPE _____ VALUE _____

AF — A8 SAMPLE ECL -1.30

A7 — A0 SAMPLE ECL -1.30

QUICK KEY (0) **ARM MODE: MANUAL**

LIMITS = _____ **TO** _____

CURSORS C: 0-512 R: 0-512

PASS COUNTER: **LIMIT =** 0-9999

LOGIC POLARITY

INPUT F E D C B A 9 8 7 6 5 4 3 2 1 0

GROUP C — — — — — — — — — — — — — — — —

GROUP B — — — — — — — — — — — — — — — —

GROUP A + + + + + + + + + + + + + + +

DATA FORMAT NOTES

QUICK KEY **FORMAT & DESCRIPTION**

0 INT Fixed hex format & CF-AD sequence

1 OCTAL Fixed octal format & CF-AD sequence

2 BINARY Fixed binary format & CF-AD sequence

3 MIXED USER SEON Any value, any sequence

4 MIXED CF-AD SEON Any value, fixed CF-AD sequence

5 DEVICE UNRECOGNIZED Fixed hexadecimal of user format, only if RTE 910 attached

6 DEVICE NOT AVAILABLE No RTE 910 attached

CLOCKING NOTES

QUICK KEY **SAMPLE CLOCK CHOICES**

0 ☐ ACTIVE RISING EDGE

1 ☐ ACTIVE FALLING EDGE

2 — — — NOT USED

QUICK KEY **ENABLE CLOCK CHOICES**

0 ☐ POSITIVE TRUE

1 ☐ NEGATIVE TRUE

2 — — — NOT USED

QUICK KEY **MODE & DESCRIPTIONS**

1 INTERNAL All sections are sampled at the internal clock rate. Section A - Section B - Section C - internal clock period.

2 EXTERNAL SINGLE PHASED All sections are sampled at the Master external rate. Section A - Section B - Section C - Master external.

3 EXTERNAL MULTI PHASED Each section can be sampled at each external rate or Master external rate. Section A - Section B - Section C - Master external. Can be different external expressions.

4 MIXED SINGLE PHASED Master must be external. Each section can be sampled at each external rate or Master external rate. Section A - Section B - Section C - Master external rate or internal rate.

5 INTERNAL EXTENDED Each section can be sampled at the internal clock rate or 10ns. Section A - Section B and/or Section C - internal clock period or 10ns.

INPUT NOTES

DIRECT ENTRY KEY **MODE CHOICES**

SAMPLE SAMPLE

GLITCH GLITCH

LATCH LATCH

DEMUX DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY **TYPE** **VALUE**

TTL TTL +1.40 VDC

ECL ECL -1.30 VDC

A VANA - 9.99 TO + 9.99 VDC

B VAMB - 9.99 TO + 9.99 VDC

QUICK KEY **ARM COMMAND CHOICES**

0 MANUAL

1 AUTO

2 AUTO STOP IF A = B

3 AUTO STOP IF A < B

4 AUTO STOP IF A > B WITHIN LIMITS

5 AUTO STOP IF A < B WITHIN LIMITS

POLARITY NOTES

DIRECT ENTRY KEY **POLARITY CHOICES**

0 POSITIVE

1 NEGATIVE

Figure 10-71. Setup Guide: Record What Happens Around an Event (Sheet 2 of 2).

DWS24-12.5183




Figure 10-72. Recording of Selected Words.

Press  . Note that CL = F changes to CL = 0; 01 was recorded by trace level 0. Press  again.

Note that CL = 2; the next recorded sample was traced by level 2. Nothing was recorded during level 1. Although 515 samples (1 memoryful) flowed through the analyzer between trace control levels 0 and 2, none of them were stored in memory.

10.2.5.6 Capture a Segment of Samples: Record from Here to There

SET UP: Only a part of one cycle of the Probe Test pattern (the word sequence 01, 02, 04, 08, 10, 20, 40, 80) will be captured. See setup guide in Figure 10-73. Change the trace control program.

Press  ,  SET four times,  G ,  H ,
 SET twice,  G ,  H ,  SET ,  H ,
 SET three times,  G ,  SET ,  O ,
 G ,  SET ,  H ,  SET ,  I ,  SET ,
 H ,  SET four times,  I .

RECORD: Press  .

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SETUP # <u>5130F</u>	DATE _____
DATA FORMAT <u>(3) MIXED USER SEQN.</u>		TRACE CONTROL NOTES 1. In each case, the program is in the "hold" state. 2. "DATA" is the program's data buffer. 3. "DATA" is the program's data buffer. 4. "DATA" is the program's data buffer. 5. "DATA" is the program's data buffer. 6. "DATA" is the program's data buffer. 7. "DATA" is the program's data buffer. 8. "DATA" is the program's data buffer. 9. "DATA" is the program's data buffer. 10. "DATA" is the program's data buffer. 11. "DATA" is the program's data buffer. 12. "DATA" is the program's data buffer. 13. "DATA" is the program's data buffer. 14. "DATA" is the program's data buffer. 15. "DATA" is the program's data buffer. 16. "DATA" is the program's data buffer. 17. "DATA" is the program's data buffer. 18. "DATA" is the program's data buffer. 19. "DATA" is the program's data buffer. 20. "DATA" is the program's data buffer. 21. "DATA" is the program's data buffer. 22. "DATA" is the program's data buffer. 23. "DATA" is the program's data buffer. 24. "DATA" is the program's data buffer. 25. "DATA" is the program's data buffer. 26. "DATA" is the program's data buffer. 27. "DATA" is the program's data buffer. 28. "DATA" is the program's data buffer. 29. "DATA" is the program's data buffer. 30. "DATA" is the program's data buffer. 31. "DATA" is the program's data buffer. 32. "DATA" is the program's data buffer. 33. "DATA" is the program's data buffer. 34. "DATA" is the program's data buffer. 35. "DATA" is the program's data buffer. 36. "DATA" is the program's data buffer. 37. "DATA" is the program's data buffer. 38. "DATA" is the program's data buffer. 39. "DATA" is the program's data buffer. 40. "DATA" is the program's data buffer. 41. "DATA" is the program's data buffer. 42. "DATA" is the program's data buffer. 43. "DATA" is the program's data buffer. 44. "DATA" is the program's data buffer. 45. "DATA" is the program's data buffer. 46. "DATA" is the program's data buffer. 47. "DATA" is the program's data buffer. 48. "DATA" is the program's data buffer. 49. "DATA" is the program's data buffer. 50. "DATA" is the program's data buffer. 51. "DATA" is the program's data buffer. 52. "DATA" is the program's data buffer. 53. "DATA" is the program's data buffer. 54. "DATA" is the program's data buffer. 55. "DATA" is the program's data buffer. 56. "DATA" is the program's data buffer. 57. "DATA" is the program's data buffer. 58. "DATA" is the program's data buffer. 59. "DATA" is the program's data buffer. 60. "DATA" is the program's data buffer. 61. "DATA" is the program's data buffer. 62. "DATA" is the program's data buffer. 63. "DATA" is the program's data buffer. 64. "DATA" is the program's data buffer. 65. "DATA" is the program's data buffer. 66. "DATA" is the program's data buffer. 67. "DATA" is the program's data buffer. 68. "DATA" is the program's data buffer. 69. "DATA" is the program's data buffer. 70. "DATA" is the program's data buffer. 71. "DATA" is the program's data buffer. 72. "DATA" is the program's data buffer. 73. "DATA" is the program's data buffer. 74. "DATA" is the program's data buffer. 75. "DATA" is the program's data buffer. 76. "DATA" is the program's data buffer. 77. "DATA" is the program's data buffer. 78. "DATA" is the program's data buffer. 79. "DATA" is the program's data buffer. 80. "DATA" is the program's data buffer. 81. "DATA" is the program's data buffer. 82. "DATA" is the program's data buffer. 83. "DATA" is the program's data buffer. 84. "DATA" is the program's data buffer. 85. "DATA" is the program's data buffer. 86. "DATA" is the program's data buffer. 87. "DATA" is the program's data buffer. 88. "DATA" is the program's data buffer. 89. "DATA" is the program's data buffer. 90. "DATA" is the program's data buffer. 91. "DATA" is the program's data buffer. 92. "DATA" is the program's data buffer. 93. "DATA" is the program's data buffer. 94. "DATA" is the program's data buffer. 95. "DATA" is the program's data buffer. 96. "DATA" is the program's data buffer. 97. "DATA" is the program's data buffer. 98. "DATA" is the program's data buffer. 99. "DATA" is the program's data buffer. 100. "DATA" is the program's data buffer.	
RADIX: <u>H H</u> MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>AFAB</u> A T 2 <u>AEAA</u> S 1 <u>ADA9</u> LSB <u>ACAC</u> RADIX CHOICES: (B) BINARY, (O) OCTAL, (H) HEX, (A) ASCII, or (E) EBCDIC			
TRACE CONTROL LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY: 0 F DEC/HEX 065 K CLOCKS/A PATTERNS (2) STOP <u>NEVER</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (0) ADVANCE <u>IF DATA = A</u> A = <u>0 1</u> (0) TRACE <u>IF DATA = T</u> T = <u>0 1</u>		COMMENTS TRACE CONTROL WAITS FOR 01 TO OCCUR, THEN TRACES IT AND ADVANCES.	
LEVEL <u>1</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY: 0 F DEC/HEX 065 K CLOCKS/A PATTERNS (2) STOP <u>NEVER</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (0) ADVANCE <u>IF DATA = A</u> A = <u>0 0</u> (1) TRACE <u>ALWAYS</u> T = <u>X X</u>		COMMENTS EVERYTHING IS TRACED UP UNTIL 80 OCCURS, THEN TRACE CONTROL ADVANCES.	
LEVEL <u>2</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY: 0 F DEC/HEX 065 K CLOCKS/A PATTERNS (1) STOP <u>ALWAYS</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (2) ADVANCE <u>NEVER</u> A = <u>X X</u> (2) TRACE <u>NEVER</u> T = <u>X X</u>		COMMENTS NO MORE SAMPLES ARE TRACED AND THE RECORDING PROCESS STOPS, SINCE THE DESIRED SEGMENT HAS BEEN RECORDED.	
LEVEL _____ DELAY = _____ END LEVEL _____ QUICK KEY: 0 F DEC/HEX 065 K CLOCKS/A PATTERNS () STOP _____ S = _____ () JUMP TO _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____		COMMENTS	

Figure 10-73. Setup Guide: Capture a Segment of Samples: Record from Here to There (Sheet 1 of 2).

K101-D SET UP GUIDE 5.1.3

ORIGINATOR _____		TARGET SYSTEM _____		SET UP # _____ OF _____		DATE _____	

CLOCK SELECT

QUICK KEY (1) MODE = EXTERNAL SINGLE - PHASED

SAMPLE CLOCKS:

		CJ	BJ	AJ	CK	BK	AK

INTERNAL CLOCK PERIOD = _____

☐ NANOSECONDS (20-1600)
☐ MICROSECONDS (1-1600)
☐ MILLISECONDS (1-160)

MASTER = ☐ INTERNAL
☒ EXT (_____ ● _____ ● AJ ↓) + (_____ + _____ + _____)

SECTION C = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
 EXT ☐ SAME AS MASTER
 (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
 EXT ☐ SAME AS MASTER
 (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
 EXT ☒ SAME AS MASTER
 (_____ ● _____ ● _____) + (_____ + _____ + _____)

ENABLE CLOCKS: Used only in Latch and Demux

		CR	BR	AR	CS	BS	AS

SECTION C = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = (_____ ● _____ ● _____) + (_____ + _____ + _____)

DATA FORMAT NOTES

QUICK KEY

0 HEX
Fixed hex format & CF-AD sequence

1 OCTAL
Fixed octal format & CF-AD sequence

2 BINARY
Fixed binary format & CF-AD sequence

3 MIXED USER SECT
Any radix, any sequence

4 MIXED CF-AD SECT
Any radix, fixed CF-AD sequence

5 DEVICE Synchronisms
Fixed identification of code format, only if RTE 818 attached

6 CR
Carriage return

7 DEVICE NOT AVAILABLE
No RTE 818 attached

CLOCKING NOTES

QUICK KEY

0 SAMPLE CLOCK CHOICES
↑ ACTIVE RISING EDGE
↓ ACTIVE FALLING EDGE
- - - NOT USED

2

QUICK KEY

ENABLE CLOCK CHOICES

3 ↑ POSITIVE TRUE
4 ↓ NEGATIVE TRUE
7 - - - NOT USED

7

QUICK KEY

MODE & DESCRIPTIONS

INTERNAL
All sections are sampled at the internal clock rate.
Section A - Section B - Section C - internal clock rate.

1 EXTERNAL SINGLE PHASED
All sections are sampled at the Master external rate.
Section A - Section B - Section C - Master external rate.

2 EXTERNAL MULTI PHASED
Each section can be sampled at its own external rate or Master external rate. Internal clock period is 100ns. Section A, B, Master are on the different external expressions.

3 MIXED SINGLE PHASED
Master must be external. Each section can be sampled at the Master external rate, internal clock period is 100ns. Section A, Section B, and Section C - Master external rate or internal clock period is 100ns.

4 MIXED MULTI PHASED
Master must be external. Each section can be sampled at its own external rate, internal clock period is 100ns. Section A, Section B, and Section C - Master external rate or internal clock period is 100ns.

5 INTERNAL EXTENDED
Each section can be sampled at the internal clock rate. Only Section A, Section B, and Section C - internal clock period is 100ns.

INPUT MODE

INPUT	MODE	THRESHOLD	VALUE
CF - C8	_____	_____	_____
C7 - C0	_____	_____	_____
BF - B8	_____	_____	_____
B7 - B0	_____	_____	_____
AF - A8	<u>SAMPLE</u>	<u>ECL</u>	<u>-1.30</u>
A7 - A0	<u>SAMPLE</u>	<u>ECL</u>	<u>-1.30</u>

QUICK KEY (0) ARM MODE: MANUAL

LIMITS = _____ TO _____

CURSORS C: 0-512 R: 0-512

PASS COUNTER: LIMIT = 0-9999

INPUT NOTES

DIRECT ENTRY KEY

SAMPLE
GLITCH
LATCH
DEMUX

MODE CHOICES

SAMPLE
GLITCH
LATCH
DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY	TYPE	VALUE
TTL	TTL	+1.48 VDC
ECL	ECL	-1.30 VDC
A	VARS	-0.90 TO -0.99 VDC
B	VARS	-0.90 TO -0.99 VDC

QUICK KEY

ARM COMMAND CHOICES

0 MANUAL
1 AUTO
2 AUTO STOP IF A - B
3 AUTO STOP IF A - B
4 AUTO STOP IF A - B WITHIN LIMITS
5 AUTO STOP IF A - B WITHIN LIMITS

LOGIC POLARITY

INPUT	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
GROUP C	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____
GROUP B	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____	_____
GROUP A	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>	<u>↑</u>

POLARITY NOTES

DIRECT ENTRY KEY

POLARITY CHOICES

↑ POSITIVE
↓ NEGATIVE

DWS24-12.5183

Figure 10-73. Setup Guide: Capture a Segment of Samples: Record from Here to There (Sheet 2 of 2).

REVIEW: Press  ,  SET ,  L ,  G ,  J ,
 ,  .

The display should look like Figure 10-74. The first word of the pattern segment was captured by level 0 and the following nine by level 1.

Press  to location 511 (see Figure 10-75).

The segment was captured on levels 0 and 1; recording stopped on level 2 (as indicated by LEVEL = 2 RDY).

Press  and move the Control Cursor  SET to

verify that only one pattern was recorded.




Figure 10-74. First Word (01) Recorded by Level 0.




Figure 10-75. Words of Segment Recorded by Level 1.

10.2.5.7 Exclude Recording a Segment of Samples: Don't Record from Here to There

SET UP: To exclude capturing all the words between the first (01) and last (80) words of one cycle of the pattern, see setup guide in Figure 10-76.

Press  ,   SET five times,  ,   SET ,

 ,   SET five times,  ,   SET ,  ,

 ,   SET ,  ,  twice,  ,

 ,  ,   SET ,  ,   SET five

times,  .

RECORD: Press  .

REVIEW: Press  ,   SET ,  ,  .

This display should look like Figure 10-77. The six pulses between the first and last pulse of the pattern were not recorded in memory, although they were sampled into the analyzer. Notice the six missing pulses in the first cycle. They correspond to the excluded data words 02, 04, 08, 10, 20, and 40. Move the Control Cursor to verify the trace level on which each word was recorded.

K101-D SET UP GUIDE 5.1.4

ORIGINATOR _____		TARGET SYSTEM _____		SET UP # _____ OF _____		DATE _____	

CLOCK SELECT

QUICK KEY (1) MODE = EXTERNAL SINGLE-PHASED

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL ☒ EXT (_____ ● _____ ● AJ) + (_____ + _____ + _____)

SECTION C = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER
☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER
☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER
☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

ENABLE CLOCKS: Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = (_____ ● _____ ● _____) + (_____ + _____ + _____)

DATA FORMAT NOTES

QUICK KEY

0 HEX
1 OCTAL
2 BINARY
3 MIXED USER SELECTION
4 MIXED CF AD SELECTION
5 DEVICE SAMSOURCES

FORMAT & DESCRIPTION

0 HEX
1 Fixed data format & CF-AD sequence
2 Fixed data format & CF-AD sequence
3 Fixed binary format & CF-AD sequence
4 Any table, any sequence
5 Any table, any sequence
6 Any table, any sequence
7 Any table, any sequence
8 Any table, any sequence
9 Any table, any sequence

CLOCKING NOTES

QUICK KEY

0 ☐ ACTIVE RISING EDGE
1 ☐ ACTIVE FALLING EDGE
2 -- NOT USED

ENABLE

QUICK KEY

0 ☐ POSITIVE TRUE
1 ☐ NEGATIVE TRUE
2 -- NOT USED

MODE & DESCRIPTIONS

0 INTERNAL
1 EXTERNAL SINGLE PHASED
2 EXTERNAL MULTIPHASED
3 MIXED SINGLE PHASED
4 MIXED MULTIPHASED
5 INTERNAL EXTENDED

INPUT MODE

INPUT	MODE	THRESHOLD
		TYPE VALUE
CF - C8	_____	_____
C7 - C0	_____	_____
BF - B8	_____	_____
B7 - B0	_____	_____
AF - A8	<u>SAMPLE</u>	<u>ECL</u> <u>-1.30</u>
A7 - A0	<u>SAMPLE</u>	<u>ECL</u> <u>-1.30</u>

QUICK KEY (0) ARM MODE: MANUAL

LIMITS = _____ TO _____

CURSORS C: 0-512 R: 0-512

PASS COUNTER: LIMIT = 0.9999

INPUT NOTES

DIRECT ENTRY KEY

SAMPLE
QUITCH
LATCH
DEMUR

MODE CHOICES

SAMPLE
QUITCH
LATCH
DEMUR

THRESHOLD CHOICES

DIRECT ENTRY KEY

TTL
ECL
A
B

TYPE

TTL
ECL
VARS
VARS

VALUE

+1.40 VDC
+1.30 VDC
-5.00 TO +5.00 VDC
-5.00 TO +5.00 VDC

ARM COMMAND CHOICES

0 MANUAL
1 AUTO
2 AUTO STOP IF A = B
3 AUTO STOP IF A = B WITHIN 100 NITS
4 AUTO STOP IF A = B WITHIN 100 NITS

LOGIC POLARITY

INPUT	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
GROUP C	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
GROUP B	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
GROUP A	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

POLARITY NOTES

DIRECT ENTRY KEY

+

+

-

POLARITY CHOICES

+

+

-

POSITIVE
NEGATIVE

DWS24-12.5183

Figure 10-76. Setup Guide: Exclude Recording a Segment of Samples:
Don't Record from Here to There (Sheet 2 of 2).




Figure 10-77. Six Pulses Sampled and Not Recorded.

10.2.5.8 Selectively Record Only One Kind of Sample for a Certain Number of Times

SET UP: To record only one memoryful of the word 01, change trace control.

Press  ,  three times,  ^{Hx3} ,  ^{SET} ,
 ^{V24} ,  ^{SET} three times,  ^{Hx6} ,  ^{SET} twice,
 ^{Hx1} ^G .

RECORD: Press  .

REVIEW: Press  ,  ^{SET} ,  ^{Hx12} ,  ^{V12} ,  .

The display should look like Figure 10-78. Only 01s were recorded. P-2, P-1, and SAM show some of the other sampled words that flowed through the analyzer but did not meet the trace control TRACE conditions.

10.2.5.8 Follow a Path, Then Record

SET UP: Fill memory only after confirming that four words of the pattern occur in their proper sequence: 02, 08, 20, then 80. See setup guide in Figure 10-79.

Press  ,  ^{SET} ,  ^{Hx6} ,  ^{SET} twice,
 ^{Hx1} ^G ,  ^{SET} ,  ^{Hx1} ^G ,  ^{Hx6} ,  ^{SET} twice,
 ^{Hx1} ^G ,  ^{Hx6} ,  ^{SET} ,  ^{Hx3} ,  ^{SET} four
times,  ^{Hx1} ^G ,  ^{PAGE} ⁸ ^O ,  ^{SET} twice,  ^{Hx1} ^G ,  ^{PAGE} ⁸ ^O ,

CLOCK=EXT - SGL GPIB=LDOS V=-20.24 14:27:07 MEM=1									
HH	HH	HH	HH	HH	HH	HH	HH	HH	HH
3760 01	400 01	424 01	448 01	472 01	496 01				
377 01	401 01	425 01	449 01	473 01	497 01				
378 01	402 01	426 01	450 01	474 01	498 01				
379 01	403 01	427 01	451 01	475 01	499 01				
380 01	404 01	428 01	452 01	476 01	500 01				
381 01	405 01	429 01	453 01	477 01	501 01				
382 01	406 01	430 01	454 01	478 01	502 01				
383 01	407 01	431 01	455 01	479 01	503 01				
384 01	408 01	432 01	456 01	480 01	504 01				
385 01	409 01	433 01	457 01	481 01	505 01				
386 01	410 01	434 01	458 01	482 01	506 01				
387 01	411 01	435 01	459 01	483 01	507 01				
388 01	412 01	436 01	460 01	484 01	508 01				
389 01	413 01	437 01	461 01	485 01	509 01				
390 01	414 01	438 01	462 01	486 01	510 01				
391 01	415 01	439 01	463 01	487 01	511 01				
392 01	416 01	440 01	464 01	488 01	P-2 02				
393 01	417 01	441 01	465 01	489 01	P-1 04				
394 01	418 01	442 01	466 01	490 01	SAMR08				
395 01	419 01	443 01	467 01	491 01					
396 01	420 01	444 01	468 01	492 01					
397 01	421 01	445 01	469 01	493 01					
398 01	422 01	446 01	470 01	494 01					
399 01	423 01	447 01	471 01	495 01					
C=376 R=514 (R-C)=+138(					) CL=0 LEVEL=0 RDY				

Figure 10-78. Word 01 Selected to be Recorded.

K101-D SET UP GUIDE

ORIGINATOR	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>5.1.6</u> OF	DATE
QUICK KEY (3) DATA FORMAT MIXED USER SEQN. RADIX: <u>H H</u> MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>AEAB</u> A T 2 <u>AEAB</u> S 1 <u>ADA1</u> LSB <u>ACAB</u>		TRACE CONTROL NOTES For each level: TRACE is independent of the other commands. STOP has priority over JUMP. JUMP has priority over ADVANCE. All four major commands in each level can come true on any of the conditions. Quick Key Command Condition 1 DATA U 2 Always 3 Never 4 DATA = D and Sample Count Delay 5 DATA = D and Sample Count Delay 6 DATA = D and Sample Count Delay 7 DATA = D and Sample Count Delay 8 DATA = D and Sample Count Delay 9 DATA = D and Sample Count Delay 0 = 5, 6, 7, 8, 9, 10 which are assigned by command type	
RADIX CHOICES (B) BINARY, (O) OCTAL, (H) HEX, (A) ASCII or (E) EBCDIC			
TRACE CONTROL			
QUICK KEY LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> (0) ADVANCE IF DATA = A A = <u>0 2</u> (0) TRACE IF DATA = T T = <u>0 2</u>		COMMENTS WAIT FOR 02, TRACE IT AND ADVANCE.	
QUICK KEY LEVEL <u>1</u> DELAY = _____ END LEVEL <u>F</u> O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> (0) ADVANCE IF DATA = A A = <u>0 8</u> (0) TRACE IF DATA = T T = <u>0 8</u>			
QUICK KEY LEVEL <u>2</u> DELAY = _____ END LEVEL <u>F</u> O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> (0) ADVANCE IF DATA = A A = <u>2 0</u> (0) TRACE IF DATA = T T = <u>2 0</u>		COMMENTS WAIT FOR 20, TRACE IT AND ADVANCE.	
QUICK KEY LEVEL <u>3</u> DELAY = _____ END LEVEL <u>F</u> O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> (0) ADVANCE IF DATA = A A = <u>8 0</u> (0) TRACE IF DATA = T T = <u>8 0</u>			
QUICK KEY LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> (0) ADVANCE IF DATA = A A = <u>8 0</u> (0) TRACE IF DATA = T T = <u>8 0</u>		COMMENTS WAIT FOR 80, TRACE IT AND ADVANCE.	
QUICK KEY LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> (0) ADVANCE IF DATA = A A = <u>8 0</u> (0) TRACE IF DATA = T T = <u>8 0</u>			

Figure 10-79. Setup Guide: Follow a Path, Then Record (Sheet 1 of 2).

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>5.1.6 (cont.)</u> OF _____	DATE _____
(3) DATA FORMAT MIXED USER SEQN.		TRACE CONTROL NOTES	
RADIX: <u>H</u> MSB _____ 6 _____ J N 5 _____ A P 4 _____ U 3 <u>AEAB</u> T 2 <u>AEAA</u> S 1 <u>ACAA</u> LSB <u>ACAB</u>		TRACE CONTROL NOTES DATA _____ STATUS _____ DATA _____ STATUS _____ DATA _____ STATUS _____ DATA _____ STATUS _____	
RADIX CHOICES: (B) BINARY (O) OCTAL (H) HEX (A) ASCII (E) EBCDIC			
TRACE CONTROL		COMMENTS	
LEVEL <u>4</u> DELAY = <u>DEC 500</u> <u>CLOCKS</u> END LEVEL <u>F</u> QUICK KEY <u>(3)</u> STOP IF DATA = <u>S</u> AND SAMPLE COUNT > DELAY S = <u>X</u> X (2) JUMP TO <u>Q</u> <u>NEVER</u> J = <u>X</u> X (2) ADVANCE <u>NEVER</u> A = <u>X</u> X (1) TRACE <u>ALWAYS</u> T = <u>X</u> X		TRACE ALL THE FOLLOWING 500 SAMPLES AND STOP.	
LEVEL _____ DELAY = _____ END LEVEL _____ QUICK KEY () STOP S = _____ () JUMP TO _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____			
LEVEL _____ DELAY = _____ END LEVEL _____ QUICK KEY () STOP S = _____ () JUMP TO _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____			
LEVEL _____ DELAY = _____ END LEVEL _____ QUICK KEY () STOP S = _____ () JUMP TO _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____			

Figure 10-79. Setup Guide: Follow a Path, Then Record (Sheet 2 of 2).

 SET,  2,  SET,  2,  SET twice,
 0,  SET,  2,  0,  SET,  0,
 SET,  2,  0,  SET,  3,
 SET,  2,  SET twice,  0,  SET,
 8,  0,  SET,  4,  twice,
 5,  0,  0.

RECORD: Press .

REVIEW: Press ,  SET,  0, .

The display should look like Figure 10-80. The first four pulses had to occur in their proper sequence before the following pulses could be recorded.

Press , then press  slowly ten times,

noting the cursor level of each word (see Figure 10-81). The words 02, 08, 20, and 80 were traced on levels 0, 1, 2, and 3, respectively, before the following data could be recorded by level 4.




Figure 10-80. Four Pulses Sequence for Recording.




Figure 10-81. Trace on Four Levels Before Recording.

10.2.5.10 Record, then Follow a Path

SET UP: After capturing a memoryful of information, confirm that several subsequent words of the pattern occur in their proper sequence, i.e., 08, 20, then 80. See setup guide in Figure 10-82.

Press  ,  twice,  ^L ,  ^M ,  ^L ,
 ,  ^G ,  SET three times,  ^J ,  SET ,
 SPACE twice,  SET ,  ^M ,  SET ,  ^J ,
 SET ,  ^G ,  SET ,  ^O ,  ^G ,  SET
twice,  ^I .

RECORD: Press  .

REVIEW: Press  ,  SET ,  ^K ,  ^P ,  ^M ,

 .

Press  slowly.

Note the cursor level at each location; this verifies the sequence of events that occurred after the main information was recorded (see Figure 10-83). After the information was recorded, subsequent words were checked to verify that the expected execution path occurred.

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>517</u> OF _____	DATE _____

QUICK KEY (3) DATA FORMAT MIXED USER SEGN. RADIX: <u>H</u> <u>H</u> _____ MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>AEAB</u> _____ A T 2 <u>AEAB</u> _____ S 1 <u>ADAB</u> _____ LSB <u>ACAB</u> _____ RADIX CHOICES: (B) BINARY, (O) OCTAL, (H) HEX, (A) ASCII, or (E) EBCDIC	TRACE CONTROL NOTES For each level: TRACE is independent of the other commands STOP has priority over JUMP JUMP has priority over ADVANCE Any four basic commands in each level can come true on any of nine conditions Quick Key: Command Condition 0: DATA = D 1: Always 2: Never 3: DATA = D and Sample Count = Delay 4: DATA = D and Sample Count = Delay 5: DATA = D and Sample Count > Delay 6: DATA = D and Sample Count < Delay 7: DATA = D and Sample Count < Delay 8: DATA = D and Sample Count < Delay (D = S, J, A, or T which are assigned by command type)

TRACE CONTROL LEVEL <u>0</u> DELAY = <u>DEC 515</u> <u>CLOCKS</u> END LEVEL <u>F</u> QUICK KEY O-F DEC/HEX 0-65 K CLOCKS/A PATTERNS O-F (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> _____ (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> _____ (3) ADVANCE <u>IF DATA = A AND SAMPLE COUNT > DELAY</u> A = <u>X</u> <u>X</u> _____ (1) TRACE <u>ALWAYS</u> T = <u>X</u> <u>X</u> _____	COMMENTS TRACE EVERYTHING FOR 515 SAMPLES THEN ADVANCE.

LEVEL <u>1</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O-F DEC/HEX 0-65 K CLOCKS/A PATTERNS O-F (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> _____ (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> _____ (0) ADVANCE <u>IF DATA = A</u> A = <u>0</u> <u>8</u> _____ (0) TRACE <u>IF DATA = T</u> T = <u>0</u> <u>8</u> _____	COMMENTS WAIT FOR 08, TRACE IT AND ADVANCE

LEVEL <u>2</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O-F DEC/HEX 0-65 K CLOCKS/A PATTERNS O-F (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> _____ (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> _____ (0) ADVANCE <u>IF DATA = A</u> A = <u>2</u> <u>0</u> _____ (0) TRACE <u>IF DATA = T</u> T = <u>2</u> <u>0</u> _____	COMMENTS WAIT FOR 20, TRACE IT AND ADVANCE.

LEVEL <u>3</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O-F DEC/HEX 0-65 K CLOCKS/A PATTERNS O-F (0) STOP <u>IF DATA = S</u> S = <u>8</u> <u>0</u> _____ (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> _____ (2) ADVANCE <u>NEVER</u> A = <u>X</u> <u>X</u> _____ (0) TRACE <u>IF DATA = T</u> T = <u>8</u> <u>0</u> _____	COMMENTS WAIT FOR 80, TRACE IT AND STOP RECORDING

Figure 10-82. Setup Guide: Record, Then Follow a Path (Sheet 1 of 2).

K101-D SET UP GUIDE 5.1.7

ORIGINATOR _____

TARGET SYSTEM _____

SET UP # _____ OF _____

DATE _____

CLOCK SELECT

SAMPLE CLOCKS:

QUICK KEY
(1)MODE = EXTERNAL SINGLE - PHASED

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL
☒ EXT(_____ • _____ • AJ ↓) + (_____ + _____ + _____)

SECTION C = INT

☐ SAME AS MASTER
☐ 10 NANoseconds

EXT

☐ SAME AS MASTER
☐ (_____ • _____ • _____) + (_____ + _____ + _____)

SECTION B = INT

☐ SAME AS MASTER
☐ 10 NANoseconds

EXT

☐ SAME AS MASTER
☐ (_____ • _____ • _____) + (_____ + _____ + _____)

SECTION A = INT

☐ SAME AS MASTER
☐ 10 NANoseconds

EXT

☒ SAME AS MASTER
☐ (_____ • _____ • _____) + (_____ + _____ + _____)

ENABLE CLOCKS:

Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (_____ • _____ • _____) + (_____ + _____ + _____)

SECTION B = (_____ • _____ • _____) + (_____ + _____ + _____)

SECTION A = (_____ • _____ • _____) + (_____ + _____ + _____)

INPUT MODE

INPUT

MODE

THRESHOLD

TYPE

VALUE

CF — C8

C7 — C0

BF — B8

B7 — B0

AF — A8

A7 — A0

SAMPLE
SAMPLEECL
ECL-1.30
-1.30

PASS COUNTER:

LIMIT = 0.9999

QUICK KEY

(0)

ARM MODE: MANUAL

LIMITS = _____ TO _____

CURSORS C: 0-512 R: 0-512

LOGIC POLARITY

INPUT F E D C B A 9 8 7 6 5 4 3 2 1 0

GROUP C — — — — — — — — — — — — — — — —

GROUP B — — — — — — — — — — — — — — — —

GROUP A + + + + + + + + + + + + + + + +

DATA FORMAT NOTES

QUICK KEY

FORMAT & DESCRIPTION

- 0 HEX
Fixed hex format & CF, AD sequence
- 1 OCTAL
Fixed octal format & CF, AD sequence
- 2 BINARY
Fixed binary format & CF, AD sequence
- 3 MIXED USER SECM
Any valid time sequence
- 4 MIXED CF, AD SECM
Any valid fixed CF, AD sequence
- 5 DEVICE MICROSECS
Fixed decomposition of code format only if RTE 816 attached
- 6 DEVICE NOT AVAILABLE
No RTE 816 attached

CLOCKING NOTES

QUICK KEY

SAMPLE CLOCK CHOICES

- 0 ↑ ACTIVE RISING EDGE
↓ ACTIVE FALLING EDGE
— — — NOT USED
- 2

QUICK KEY

CLOCK CHOICES

- 0 ↑ POSITIVE TRUE
↓ NEGATIVE TRUE
— — — NOT USED
- 2

QUICK KEY

MODE & DESCRIPTIONS

- 0 INTERNAL
All sections are sampled at the internal clock rate. Section A — Section B — Section C — internal clock period.
- 1 EXTERNAL SINGLE PHASED
All sections are sampled at the Master external rate. Section A — Section B — Section C — Master external rate.
- 2 EXTERNAL MULTI PHASED
Each section can be sampled at own external rate. Master external rate. Section A — Section B — Section C — Master external rate. Section A — Section B — Section C — Master external rate or 10ns.
- 3 MIXED SINGLE PHASED
Master must be external. Each section can be sampled at the Master external rate. Section A — Section B — Section C — Master external rate or 10ns.
- 4 MIXED MULTI PHASED
Master must be external. Each section can be sampled at own external rate. Master external rate. Section A — Section B — Section C — Master external rate or 10ns.
- 5 INTERNAL EXTENDED
Each section can be sampled at the internal clock rate or 10ns. Section A — Section B — and or Section C — internal clock period or 10ns.

INPUT NOTES

DIRECT ENTRY KEY

MODE CHOICES

DIRECT ENTRY KEY	MODE CHOICES
SAMPLE	SAMPLE
GLITCH	GLITCH
LATCH	LATCH
DEMUX	DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY	TYPE	VALUE
PTL	PTL	+1.45 VDC
ECL	ECL	+1.30 VDC
A	VARA	-5.00 TO +5.00 VDC
B	VARB	-5.00 TO +5.00 VDC

QUICK KEY

ARM COMMAND CHOICES

- 0 MANUAL
- 1 AUTO
- 2 AUTO STOP if A = B
- 3 AUTO STOP if A = B
- 4 AUTO STOP if A = B WITHIN LIMITS
- 5 AUTO STOP if A = B WITHIN LIMITS

POLARITY NOTES

DIRECT ENTRY KEY

POLARITY CHOICES

- 0 POSITIVE
- 1 NEGATIVE

DWS24-12.5183

Figure 10-82. Setup Guide: Record, Then Follow a Path (Sheet 2 of 2).

```

CLOCK=EXT - 36L 3PIB=LOCE      .P-00.24 12:40:33 MEM=-
HH
496 08
497 10
498 20
499 40
500 80
501 00
502 00
503 01
504 02
505 04
506 08
507 10
508 20
509 08
510 20
511 30
P-2 00
P-1 00
SAMR01

C=509 R=514 (R-C)=+ 50      ) CL=0 LE.EJ=3 RBY

```

Figure 10-83. Verify Expected Execution Path.

10.2.5.11 Check for Event 1 or Event 2

SET UP: The place in the pattern cycle where the analyzer will begin sampling will vary with each recording. For example, if the first word sampled is 01, the next will be 02, the next 04, and so on; if the first word is 10, the next will be 20, the next 40, and so on. Therefore, one cannot predict whether 01 will appear before 10 or vice versa. The trace control program will end on level 1 if 10 occurs first and level 8 if 01 occurs first, thereby indicating exactly which happened when (see setup guide in Figure 10-84).

Press  ,  twice,  8 ,  ,
 G ,  ,  G ,  H ,  ,  G ,
 ,  H ,  G ,  twice,  H ,
 ,  H ,  twice,  I , 
twice,  H ,  ,  8 ,  ,  H .

RECORD: Press  .

REVIEW: Observe the trace level status field. It indicates which path was taken and therefore, which word occurred first. LEVEL = 1 RDY means 10 happened first. LEVEL = 8 RDY means 01 happened first.

Press  to verify.

Press  several times to see the varying end levels.

K101-D SET UP GUIDE 5.1.8A

ORIGINATOR _____ TARGET SYSTEM _____ SET UP # _____ OF _____ DATE _____

CLOCK SELECT

SAMPLE CLOCKS:

QUICK KEY (1) MODE = EXTERNAL SINGLE-PHASED

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL ☒ EXT (-----●-----●AJ↓) + (-----+-----+-----)

SECTION C = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER (-----●-----●) + (-----+-----+-----)

SECTION B = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER (-----●-----●) + (-----+-----+-----)

SECTION A = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER (-----●-----●) + (-----+-----+-----)

ENABLE CLOCKS: Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (-----●-----●) + (-----+-----+-----)

SECTION B = (-----●-----●) + (-----+-----+-----)

SECTION A = (-----●-----●) + (-----+-----+-----)

DATA FORMAT NOTES

QUICK KEY	FORMAT & DESCRIPTION
0	HEX Fixed hex format & CF-AD sequence
1	OCTAL Fixed octal format & CF-AD sequence
2	BINARY Fixed binary format & CF-AD sequence
3	MIXED USER SEON Any table any sequence
4	MIXED CF-AD SEON Any table Fixed CF-AD sequence
5	DEVICE TIMING MONS Fixed measurement of table format only if RTE B16 attached OR
5	DEVICE NOT AVAILABLE No RTE B16 attached

CLOCKING NOTES

QUICK KEY	SAMPLE CLOCK CHOICES
0	↑ ACTIVE RISING EDGE ↓ ACTIVE FALLING EDGE --- NOT USED
QUICK KEY	ENABLE CLOCK CHOICES
0	↑ POSITIVE TRUE ↓ NEGATIVE TRUE --- NOT USED
QUICK KEY	MODE & DESCRIPTIONS
0	INTERNAL All sections are sampled at the internal clock rate Section A - Section B - Section C - internal clock period
	EXTERNAL SINGLE PHASED All sections are sampled at the Master external rate Section A - Section B - Section C - Master external
2	EXTERNAL MULTI-PHASED Each section can be sampled at each external rate in Master external rate Section A - Section B - Section C - Master external or different external expressions
3	MIXED SINGLE PHASED Master must be extended. Each section can be sampled at the Master external rate, internal clock period, or 10ns Section A - Section B and or Section C - Master external or internal clock period or 10ns
4	MIXED MULTI PHASED Master must be extended. Each section can be sampled at each external rate, the Master external rate, internal clock period, or 10ns Section A - Section B and or Section C - Master external or internal clock period or 10ns
5	INTERNAL EXTENDED Each section can be sampled at the internal clock rate or 10ns Section A - Section B and or Section C - internal clock period or 10ns

INPUT MODE

INPUT	MODE	THRESHOLD
		TYPE VALUE
CF - C8		
C7 - C0		
BF - B8		
B7 - B0		
AF - A8		
A7 - A0		
	<u>SAMPLE</u>	<u>ECL</u> <u>-1.30</u>
	<u>SAMPLE</u>	<u>ECL</u> <u>-1.30</u>

PASS COUNTER:

LIMIT = 0-9999

QUICK KEY

(0)

ARM MODE: MANUALLIMITS = _____ TO _____
CURSORS C: 0-512 R: 0-512

INPUT NOTES

DIRECT ENTRY KEY	MODE CHOICES
SAMPLE	SAMPLE
GLITCH	GLITCH
LATCH	LATCH
DEMUR	DEMUR
DIRECT ENTRY KEY	THRESHOLD CHOICES
	TYPE VALUE
TTL	TTL +1.40 VDC
ECL	ECL -1.30 VDC
A	VARA +98 TO +99 VDC
B	VARB +98 TO +99 VDC
QUICK KEY	ARM COMMAND CHOICES
0	MANUAL
2	AUTO STOP IF A > B
3	AUTO STOP IF A < B
4	AUTO STOP IF A > B WITHIN LIMITS
5	AUTO STOP IF A < B WITHIN LIMITS

LOGIC POLARITY

INPUT	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
GROUP C	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
GROUP B	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
GROUP A	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

POLARITY NOTES

DIRECT ENTRY KEY	POLARITY CHOICES
+	POSITIVE
-	NEGATIVE

DWS24-12.5183

Figure 10-84. Setup Guide: Check for Event 1 or Event 2
(Sheet 2 of 2).

10.2.5.12 Take the Same Path Regardless of Which Event Occurred

SET UP: As in paragraph 10.2.5.11, either 10 or 01 may be sampled first. Regardless, trace control goes to level 1 and stops. See setup guide in Figure 10-85.

Press  ,  twice,  .

RECORD: Press  .

REVIEW: Press  ,  ,  ,  ,  ,
 ,  seven times.

Your display should look like either Figure 10-86 or 10-87.

Press  repeatedly and observe the word in

location 510. It may be 01 or 10, but tracing always stops at level 1.

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>5.1.88</u> OF _____	DATE _____
QUICK KEY (3) DATA FORMAT <u>MIXED USER SEGN.</u> RADIX: <u>H-H</u> MSB _____ 6 _____ D N 5 _____ A P 4 _____ T J 3 <u>AEAB</u> A Y 2 <u>AEAA</u> S 1 <u>APAS</u> LSB <u>ACAB</u>		TRACE CONTROL NOTES 1. Trace level 2. Trace level 3. Trace level 4. Trace level 5. Trace level 6. Trace level 7. Trace level 8. Trace level 9. Trace level 10. Trace level 11. Trace level 12. Trace level 13. Trace level 14. Trace level 15. Trace level 16. Trace level 17. Trace level 18. Trace level 19. Trace level 20. Trace level 21. Trace level 22. Trace level 23. Trace level 24. Trace level 25. Trace level 26. Trace level 27. Trace level 28. Trace level 29. Trace level 30. Trace level 31. Trace level 32. Trace level 33. Trace level 34. Trace level 35. Trace level 36. Trace level 37. Trace level 38. Trace level 39. Trace level 40. Trace level 41. Trace level 42. Trace level 43. Trace level 44. Trace level 45. Trace level 46. Trace level 47. Trace level 48. Trace level 49. Trace level 50. Trace level 51. Trace level 52. Trace level 53. Trace level 54. Trace level 55. Trace level 56. Trace level 57. Trace level 58. Trace level 59. Trace level 60. Trace level 61. Trace level 62. Trace level 63. Trace level 64. Trace level 65. Trace level 66. Trace level 67. Trace level 68. Trace level 69. Trace level 70. Trace level 71. Trace level 72. Trace level 73. Trace level 74. Trace level 75. Trace level 76. Trace level 77. Trace level 78. Trace level 79. Trace level 80. Trace level 81. Trace level 82. Trace level 83. Trace level 84. Trace level 85. Trace level 86. Trace level 87. Trace level 88. Trace level 89. Trace level 90. Trace level 91. Trace level 92. Trace level 93. Trace level 94. Trace level 95. Trace level 96. Trace level 97. Trace level 98. Trace level 99. Trace level 100. Trace level	
RADIX CHOICES (B) BINARY (O) OCTAL (H) HEX (A) ASCII (E) EBCDIC			
TRACE CONTROL QUICK KEY LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> O F DEC/HEX 0.65 K CLOCKS/A PATTERNS (2) STOP <u>NEVER</u> S = <u>X X</u> (0) JUMP TO <u>1</u> IF DATA = <u>J</u> O F J = <u>0 1</u> (0) ADVANCE IF DATA = <u>A</u> A = <u>1 0</u> (1) TRACE <u>ALWAYS</u> T = <u>X X</u>		COMMENTS EVERYTHING IS TRACED WHILE LOOKING FOR EVENT 01 OR 10 TO OCCUR. REGARDLESS OF WHICH HAPPENS 1st, GO TO LEVEL 1.	
QUICK KEY LEVEL <u>1</u> DELAY = _____ END LEVEL <u>F</u> O F DEC/HEX 0.65 K CLOCKS/A PATTERNS (1) STOP <u>ALWAYS</u> S = <u>X X</u> (2) JUMP TO <u>0</u> NEVER O F J = <u>X X</u> (2) ADVANCE <u>NEVER</u> A = <u>X X</u> (1) TRACE <u>ALWAYS</u> T = <u>X X</u>		COMMENTS TRACE ONE SAMPLE AND STOP.	
QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ O F DEC/HEX 0.65 K CLOCKS/A PATTERNS () STOP _____ S = _____ () JUMP TO _____ O F J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____		COMMENTS	
QUICK KEY LEVEL _____ DELAY = _____ END LEVEL _____ O F DEC/HEX 0.65 K CLOCKS/A PATTERNS () STOP _____ S = _____ () JUMP TO _____ O F J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____		COMMENTS	

Figure 10-85. Setup Guide: Take the Same Path Regardless of Which Event Occurred (Sheet 1 of 2).

K101-D SET UP GUIDE 5.1.8B

ORIGINATOR _____		TARGET SYSTEM _____		SET UP # _____ OF _____		DATE _____	

CLOCK SELECT

QUICK KEY (1.) MODE = EXTERNAL SINGLE-PHASED

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL
☒ EXT (_____ ● _____ AJ ↓) + (_____ + _____ + _____)

SECTION C = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER
☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER
☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER
☐ (_____ ● _____ ● _____) + (_____ + _____ + _____)

ENABLE CLOCKS: Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = (_____ ● _____ ● _____) + (_____ + _____ + _____)

DATA FORMAT NOTES

QUICK KEY **FORMAT & DESCRIPTION**

0 HEX
Fixed hex format & CF AD sequence

1 OCTAL
Fixed octal format & CF AD sequence

2 BINARY
Fixed binary format & CF AD sequence

3 MIXED USER SEQ
Any valid any sequence

4 MIXED CF AD SEQ
Any valid fixed CF AD sequence

5 DEVICE NAME/CHNCS
Fixed description of code format only if RTE B18 attached
000

6 DEVICE NOT AVAILABLE
No RTE B18 attached

INPUT MODE

INPUT	MODE	THRESHOLD	
		TYPE	VALUE
CF - C8	_____	_____	_____
C7 - C0	_____	_____	_____
BF - B8	_____	_____	_____
B7 - B0	_____	_____	_____
AF - A8	<u>SAMPLE</u>	<u>ECL</u>	<u>-1.30</u>
A7 - A0	<u>SAMPLE</u>	<u>ECL</u>	<u>-1.30</u>

QUICK KEY (0) ARM MODE: MANUAL

LIMITS = _____ TO _____

CURSORS C: 0-512 R: 0-512

PASS COUNTER:
LIMIT = 0-9999

INPUT NOTES

DIRECT ENTRY KEY **MODE CHOICES**

SAMPLE SAMPLE
CLUTCH CLUTCH
LATCH LATCH
DEMUR DEMUR

THRESHOLD CHOICES

DIRECT ENTRY KEY	TYPE	VALUE
TTL	TTL	+1.40 VDC
ECL	ECL	-1.30 VDC
A	VARA	-9.99 TO +9.99 VDC
B	YARB	-9.99 TO +9.99 VDC

QUICK KEY **ARM COMMAND CHOICES**

3 MANUAL
4 AUTO
5 AUTO STOP IF A + B
6 AUTO STOP IF A + B
7 AUTO STOP IF A + B WITHIN LIMITS
8 AUTO STOP IF A + B WITHIN LIMITS

LOGIC POLARITY

INPUT	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
GROUP C	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
GROUP B	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
GROUP A	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	---

POLARITY NOTES

DIRECT ENTRY KEY **POLARITY CHOICES**

1 POSITIVE
2 NEGATIVE

DWS24-12.5183

Figure 10-85. Setup Guide: Take the Same Path Regardless of Which Event Occurred (Sheet 2 of 2).




Figure 10-86. Sometimes 10 will occur on level 0.




Figure 10-87. Sometimes 01 will occur on level 0.

10.2.5.13 Check for Correct Timing Between Two Events

SET UP: According to the Probe Test pattern there should be exactly four samples, or "ticks" of the master sample clock, between words 01 and 10. See setup guide in Figure 10-88 to verify this time interval.

Press  ,  SET twice,  ,  2 ,  SET twice,  0 ,  1 ,  SET twice,  1 ,  twice,  3 ,  SET ,  2 ,  SET ,  8 ,  ,  7 ,  SET ,  1 ,  0 ,  SET ,  3 ,  SET ,  1 ,  0 ,  SET twice,  2 ,  SET ,  1 ,  SET twice,  2 ,  SET twice,  1 .

RECORD: Press  .

REVIEW: Note that in the status field, tracing stopped at level 2 (2 RDY), indicating the time interval was correct (four or more sample clock pulses apart). There is no way to vary the actual time between the pulses; to simulate an incorrect time interval, change the delay on level 1 to four clocks.

Press  ,  1 ,  twice,  4 ,  .

Now notice that tracing stopped on level 8 because 10 came true at SAMPLE COUNT = 4 CLOCKS and therefore satisfied the JUMP condition of level 1.

K101-D SET UP GUIDE

ORIGINATOR _____ TARGET SYSTEM PROBE TEST SET UP # 519 OF _____ DATE _____	(3) DATA FORMAT MIXED USER SEQN. TRACE CONTROL NOTES For each trace: 1. Set E = 1 independent of the other commands. 2. STOP has priority over JUMP. 3. JUMP has priority over ADVANCE. 4. If two events simultaneously trigger an event, the one with the highest priority will be recorded. 5. If two events simultaneously trigger an event, the one with the highest priority will be recorded. 1. DATA: 0 2. ADVANCE 3. JUMP 4. DATA: 0 and Sample Count: Delay 5. DATA: 0 and Sample Count: Delay 6. DATA: 0 and Sample Count: Delay 7. DATA: 0 and Sample Count: Delay 8. DATA: 0 and Sample Count: Delay 9. DATA: 0 and Sample Count: Delay 10. DATA: 0 and Sample Count: Delay
RADIX: H MSB _____ 6 _____ D N 5 _____ A P 4 _____ T U 3 A C A A A T 2 A E A A S 1 A P A 1 LSB A C A A	
RADIX CHOICES: (B) BINARY (O) OCTAL (H) HEX (A) ASCII (E) EBCDIC	
TRACE CONTROL LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O F DEC/HEX 065 K CLOCKS/A PATTERNS (2) STOP NEVER S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> NEVER O F J = <u>X</u> <u>X</u> (0) ADVANCE IF DATA = A A = <u>0</u> <u>1</u> (1) TRACE ALWAYS T = <u>X</u> <u>X</u>	COMMENTS TRACE EVERYTHING WHILE LOOKING FOR 01. ADVANCE WHEN IT IS FOUND.
LEVEL <u>1</u> DELAY = <u>DEC 3</u> <u>CLOCKS</u> END LEVEL <u>F</u> QUICK KEY O F DEC/HEX 065 K CLOCKS/A PATTERNS (2) STOP NEVER S = <u>X</u> <u>X</u> (7) JUMP TO <u>8</u> IF DATA = J AND SAMPLE COUNT < = DELAY O F J = <u>1</u> <u>0</u> (3) ADVANCE IF DATA = A AND SAMPLE COUNT > DELAY A = <u>1</u> <u>0</u> (1) TRACE ALWAYS T = <u>X</u> <u>X</u>	COMMENTS EVENT 10 SHOULD OCCUR EXACTLY 4 CLOCKS AFTER ENTERING LEVEL 1 AND TRACE CONTROL THEREFORE ADVANCES TO LEVEL 2.
LEVEL <u>2</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O F DEC/HEX 065 K CLOCKS/A PATTERNS (1) STOP ALWAYS S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> NEVER O F J = <u>X</u> <u>X</u> (2) ADVANCE NEVER A = <u>X</u> <u>X</u> (1) TRACE ALWAYS T = <u>X</u> <u>X</u>	COMMENTS IF THE TIME BETWEEN 01 AND 10 WAS CORRECT, TRACING ADVANCES TO HERE AND STOPS.
LEVEL <u>8</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O F DEC/HEX 065 K CLOCKS/A PATTERNS (1) STOP ALWAYS S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> NEVER O F J = <u>X</u> <u>X</u> (2) ADVANCE NEVER A = <u>X</u> <u>X</u> (1) TRACE ALWAYS T = <u>X</u> <u>X</u>	COMMENTS IF THE TIME BETWEEN 01 AND 10 WAS INCORRECT TRACE CONTROL JUMPS TO HERE AND STOPS.

Figure 10-88. Setup Guide: Check Correct Timing Between Two Events
(Sheet 1 of 2).

K101-D SET UP GUIDE 5.1.9

ORIGINATOR _____ TARGET SYSTEM _____ SET UP # _____ OF _____ DATE _____

CLOCK SELECT

SAMPLE CLOCKS:

QUICK KEY
(1)MODE = EXTERNAL SINGLE-PHASED

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

- ☐ NANOSECONDS (20-1800)
☐ MICROSECONDS (1-1800)
☐ MILLISECONDS (1-160)

MASTER = ☐ INTERNAL
☒ EXT(_____ ● _____ ● AJ ↓) + (_____ + _____ + _____)

SECTION C =

INT ☐ SAME AS MASTER
☐ 10 NANOSECONDSEXT ☐ SAME AS MASTER

(_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B =

INT ☐ SAME AS MASTER
☐ 10 NANOSECONDSEXT ☐ SAME AS MASTER

(_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A =

INT ☐ SAME AS MASTER
☐ 10 NANOSECONDSEXT ☒ SAME AS MASTER

(_____ ● _____ ● _____) + (_____ + _____ + _____)

ENABLE CLOCKS:

Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION B = (_____ ● _____ ● _____) + (_____ + _____ + _____)

SECTION A = (_____ ● _____ ● _____) + (_____ + _____ + _____)

DATA FORMAT NOTES

QUICK KEY

FORMAT & DESCRIPTION

- 0 HEX
Fixed hex format & CF-AD sequence
- 1 OCTAL
Fixed octal format & CF-AD sequence
- 2 BINARY
Fixed binary format & CF-AD sequence
- 3 MIXED USER SEOM
Any radix any sequence
- 4 MIXED CF-AD SEOM
Any radix fixed CF-AD sequence
- 5 DEVICE MINEMONICS
Fixed representation of code format, only if RTE 818
present
- OR
- 6 DEVICE NOT AVAILABLE
No RTE 818 attached

CLOCKING NOTES

QUICK KEY

SAMPLE
CLOCK CHOICES

- 0 ↑ ACTIVE RISING EDGE
1 ↓ ACTIVE FALLING EDGE
2 - - - NOT USED

QUICK KEY

ENABLE
CLOCK CHOICES

- 0 ↑ POSITIVE TRUE
1 ↓ NEGATIVE TRUE
2 - - - NOT USED

QUICK KEY

MODE & DESCRIPTIONS

- 0 INTERNAL
All sections are sampled at the internal clock rate.
Section A - Section B - Section C - internal clock
period
- 1 EXTERNAL SINGLE PHASED
All sections are sampled at the Master external rate.
Section A - Section B - Section C - Master
external
- 2 EXTERNAL MULTI PHASED
Each section can be sampled at own external rate or
Master external rate. Section A - Section B - Section C -
Master external rate or different external rate
- 3 MIXED SINGLE PHASED
Master must be external. Each section can be sampled at the
Master external rate - internal clock period or 10ns. Section
A - Section B and or Section C - Master external or internal
clock period or 10ns
- 4 MIXED MULTI PHASED
Master must be external. Each section can be sampled at
own external rate - internal clock period or 10ns. Section
A - Section B - Section C - Master external or internal
clock period or 10ns
- 5 INTERNAL EXTENDED
Each section can be sampled at the internal clock rate
or 10ns. Section A - Section B and or Section C -
internal clock period or 10ns

INPUT MODE

INPUT

MODE

THRESHOLD

TYPE

VALUE

CF - C8

C7 - C0

BF - B8

B7 - B0

AF - A8

A7 - A0

SAMPLE
SAMPLEECL
ECL-1.30
-1.30

PASS COUNTER:

LIMIT = 0.9999

QUICK KEY

(0)

ARM MODE: MANUALLIMITS = _____ TO _____
CURSORS C: 0-512 R: 0-512

INPUT NOTES

DIRECT
ENTRY KEY

MODE CHOICES

SAMPLE
GLITCH
LATCH
DEMUR

THRESHOLD CHOICES

DIRECT
ENTRY KEY

TYPE

VALUE

TTL +1.45 VDC
ECL -1.30 VDC
A -0.80 TO +0.80 VDC
B -0.80 TO +0.80 VDC

QUICK KEY

ARM COMMAND CHOICES

- 0 MANUAL
1 AUTO
2 AUTO STOP IF A = B
3 AUTO STOP IF A < B
4 AUTO STOP IF A < B WITHIN LIMITS
5 AUTO STOP IF A < B WITHIN LIMITS

LOGIC POLARITY

INPUT F E D C B A 9 8 7 6 5 4 3 2 1 0

GROUP C - - - - -

GROUP B - - - - -

GROUP A ± ± ± ± ± ± ± ±

POLARITY NOTES

DIRECT
ENTRY KEY

POLARITY CHOICES

+ POSITIVE
- NEGATIVE

DWS24-12.5183

Figure 10-88. Setup Guide: Check Correct Timing Between Two Events
(Sheet 2 of 2).

10.2.5.14 Continuously Monitor for Correct Operation

a. Word 02

SET UP: To repeatedly check that word 02 occurs immediately after word 01, see setup guide in Figure 10-89.

Press  ,  SET,  2,  SET twice,  0,  SET twice,  0,  SET,  0,  1,  SET,  1,  SET twice,  0,  ,  0,  SET,  0,  2,  SET,  0,  SET,  * SPACE twice.

RECORD: Press  .

REVIEW: Watch the trace level status field; it should alternate between 0 BUSY and 1 BUSY (the changing of the 0 and 1 may be difficult to detect). If and when an error occurs, it will go to 2 RDY. When it does,

Press  ,  SET,  5,  0,  0,  .

See Figure 10-90 for an example. In Figure 10-90 the word 02 should have occurred after word 01. Since it did not, tracing was halted. (The exact erroneous word will vary for each machine and recording, as well as the amount of elapsed time before an error occurs.)

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>5.1.10(1)</u> OF _____	DATE _____
(3) DATA FORMAT MIXED USER SEQN.		TRACE CONTROL NOTES TRACE - Interpretation of the trace parameters 1. STOP - Stop the trace 2. JUMP - Jump to the specified level 3. ADVANCE - Advance the trace 4. TRACE - Trace the data 5. DATA - Data format 6. SPEED - Trace speed 7. DATA - Data format 8. SPEED - Trace speed 9. DATA - Data format 10. SPEED - Trace speed	
RADIX: <u>H</u> MSB _____ 6 _____ D N 5 _____ A P 4 _____ T J 3 <u>AEAB</u> A 1 2 <u>AEAA</u> S 1 <u>ADAA</u> LSB <u>ACAA</u>			
RADIX CHOICES (B) BINARY (O) OCTAL (H) HEX (A) ASCII (I) EBCDIC			
TRACE CONTROL			
LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O F DEC-HEX 065 K CLOCKS/A PATTERNS		COMMENTS WAIT FOR 01- TRACE IT AND ADVANCE.	
(2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u>			
(2) JUMP TO <u>0</u> <u>NEVER</u> O F J = <u>X</u> <u>X</u>			
(0) ADVANCE <u>IF DATA = A</u> A = <u>0</u> <u>1</u>			
(0) TRACE <u>IF DATA = T</u> T = <u>0</u> <u>1</u>			
LEVEL <u>1</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O F DEC-HEX 065 K CLOCKS/A PATTERNS		COMMENTS EVENT 02 SHOULD OCCUR IMMEDIATELY UPON ENTERING LEVEL 1. IF SO, JUMP BACK. IF NOT, ADVANCE. TRACE THE EVENT THAT DOES OCCUR.	
(2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u>			
(0) JUMP TO <u>0</u> <u>IF DATA = J</u> O F J = <u>X</u> <u>X</u>			
(0) ADVANCE <u>IF DATA = A</u> A = <u>X</u> <u>X</u>			
(1) TRACE <u>ALWAYS</u> T = <u>X</u> <u>X</u>			
LEVEL <u>2</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O F DEC-HEX 065 K CLOCKS/A PATTERNS		COMMENTS TRACE CONTROL COMES HERE AND STOPS ONLY IF 02 DID NOT OCCUR RIGHT AFTER 01.	
(1) STOP <u>ALWAYS</u> S = <u>X</u> <u>X</u>			
(2) JUMP TO <u>0</u> <u>NEVER</u> O F J = <u>X</u> <u>X</u>			
(2) ADVANCE <u>NEVER</u> A = <u>X</u> <u>X</u>			
(1) TRACE <u>ALWAYS</u> T = <u>X</u> <u>X</u>			
LEVEL _____ DELAY = _____ END LEVEL _____ QUICK KEY O F DEC-HEX 065 K CLOCKS/A PATTERNS		COMMENTS	
() STOP _____ S = _____			
() JUMP TO _____ O F J = _____			
() ADVANCE _____ A = _____			
() TRACE _____ T = _____			

Figure 10-89. Setup Guide:Continuously Monitor for Correct Operation (Sheet 1 of 2).

K101-D SET UP GUIDE 5.1.10 (1)

ORIGINATOR _____	TARGET SYSTEM _____	SET UP # _____ OF _____	DATE _____

CLOCK SELECT

QUICK KEY (1.) MODE = EXTERNAL SINGLE-PHASED

SAMPLE CLOCKS:

	CJ	BJ	AJ	CK	BK	AK
INTERNAL CLOCK PERIOD = _____						
MASTER = ☐ INTERNAL						
☒ EXT	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)

SECTION C = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER
☐ (_____●_____●_____)

SECTION B = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER
☐ (_____●_____●_____)

SECTION A = INT ☐ SAME AS MASTER
☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER
☐ (_____●_____●_____)

ENABLE CLOCKS: Used only in Latch and Demux

	CR	BR	AR	CS	BS	AS
SECTION C =	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)
SECTION B =	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)
SECTION A =	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)	(_____●_____)

DATA FORMAT NOTES

QUICK KEY

0	HEX
1	Fixed hex format & CF-AO sequence
2	OCTAL
3	Fixed octal format & CF-AO sequence
4	BINARY
5	Fixed binary format & CF-AO sequence
6	MIXED USER SIGN
7	Any radix, any sequence
8	MIXED CF-AO SIGN
9	Any radix, fixed CF-AO sequence
10	DEVICE MESSAGES
11	Fixed disassembly of code format only if RTE 818 attached
12	OR
13	DEVICE NOT AVAILABLE
14	No RTE 818 attached

CLOCKING NOTES

QUICK KEY

0	ACTIVE RISING EDGE
1	ACTIVE FALLING EDGE
2	NOT USED

QUICK KEY

0	POSITIVE TRUE
1	NEGATIVE TRUE
2	NOT USED

QUICK KEY

0	INTERNAL
1	EXTERNAL SINGLE PHASED
2	EXTERNAL MULTI PHASED
3	MIXED SINGLE PHASED
4	MIXED MULTI PHASED
5	INTERNAL EXTENDED

INPUT MODE

INPUT	MODE	THRESHOLD
		TYPE VALUE
CF - C8	_____	_____
C7 - C0	_____	_____
BF - B8	_____	_____
B7 - B0	_____	_____
AF - A8	<u>SAMPLE</u>	<u>ECL -1.30</u>
A7 - A0	<u>SAMPLE</u>	<u>ECL -1.30</u>

QUICK KEY (0.) ARM MODE: MANUAL

LIMITS = _____ TO _____

CURSORS C: 0-512 R: 0-512

PASS COUNTER: LIMIT = 0-9999

INPUT NOTES

DIRECT ENTRY KEY

SAMPLE	SAMPLE
GLITCH	GLITCH
LATCH	LATCH
DEMUX	DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY	TYPE	VALUE
TTL		+1.42 VDC
ECL		+1.30 VDC
A	VARIABLE	+0.90 TO +0.99 VDC
B	VARIABLE	-0.90 TO -0.99 VDC

QUICK KEY

0	MANUAL
1	AUTO
2	AUTO STOP IF A + B
3	AUTO STOP IF A - B
4	AUTO STOP IF A + B WITHIN LIMITS
5	AUTO STOP IF A - B WITHIN LIMITS

LOGIC POLARITY

INPUT	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
GROUP C	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
GROUP B	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
GROUP A	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

POLARITY NOTES

DIRECT ENTRY KEY

+	POSITIVE
-	NEGATIVE

DWS24-12.5183

Figure 10-89. Setup Guide:Continuously Monitor for Correct Operation (Sheet 2 of 2).

b. Word 80

SET UP: To repeatedly check that word 80 occurs within the proper time interval (seven clocks) from the occurrence of 01, see setup guide in Figure 10-91.

Press  ,  ^{Hx3} ,  twice,  ^{V6} ,  SET
twice,  ^{Hx1} ,  ,  ^{V6} ,  SET ,  ^{PAGE} _{TTL} 8 ,
 ^{Hx1} ,  SET ,  ^{Hx12} 3 .

RECORD: Press  .

REVIEW: Watch the trace level status field. Again, it should toggle between 0 BUSY and 1 BUSY. If and when an error occurs, it will go to 2 RDY.

Press  to see the cause of the error, as in

Figure 10-92. Because an extra sample (40) occurred between 01 and 80, the time interval between them was in error and tracing stopped.

K101-D SET UP GUIDE

ORIGINATOR _____		TARGET SYSTEM <u>PROBE TEST</u>		5.1.10 (2) SET UP # _____ OF _____		DATE _____		
RADIX: <u>H</u> <u>H</u> MSB _____ 6 _____ 5 _____ 4 _____ 3 _____ 2 _____ 1 _____ LSB <u>A</u> <u>C</u> <u>A</u> <u>B</u>				DATA FORMAT <u>MIXED USER SEQN.</u> (3)				TRACE CONTROL NOTES (Faint text describing trace control options)
RADIX CHOICES: (B) BINARY (O) OCTAL (H) HEX (A) ASCII (E) EBCDIC								
TRACE CONTROL						COMMENTS		
QUICK KEY LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> (0) ADVANCE <u>IF DATA = A</u> A = <u>0</u> <u>1</u> (0) TRACE <u>IF DATA = T</u> T = <u>0</u> <u>1</u>						WAIT FOR 01, TRACE IT AND ADVANCE WHEN IT OCCURS.		
QUICK KEY LEVEL <u>1</u> DELAY = <u>DEC 7</u> <u>CLOCKS</u> END LEVEL <u>F</u> (2) STOP <u>NEVER</u> S = <u>X</u> <u>X</u> (7) JUMP TO <u>0</u> <u>IF DATA = J AND SAMPLE COUNT < = DELAY</u> J = <u>8</u> <u>0</u> (3) ADVANCE <u>IF DATA = A AND SAMPLE COUNT > DELAY</u> A = <u>X</u> <u>X</u> (1) TRACE <u>ALWAYS</u> T = <u>X</u> <u>X</u>						COMMENTS EVENT 80 SHOULD OCCUR EXACTLY 7 CLOCKS AFTER EVENT 01. IF SO, JUMP BACK. IF NOT, ADVANCE, TRACE EVERYTHING THAT HAPPENS BETWEEN 01 AND 80.		
QUICK KEY LEVEL <u>2</u> DELAY = _____ END LEVEL <u>F</u> (1) STOP <u>ALWAYS</u> S = <u>X</u> <u>X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X</u> <u>X</u> (2) ADVANCE <u>NEVER</u> A = <u>X</u> <u>X</u> (1) TRACE <u>ALWAYS</u> T = <u>X</u> <u>X</u>						COMMENTS IF THIS LEVEL IS REACHED, A TIMING ERROR OCCURRED. STOP.		
QUICK KEY LEVEL _____ DELAY = _____ END LEVEL <u>F</u> (.....) STOP _____ S = _____ (.....) JUMP TO _____ J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____						COMMENTS		

Figure 10-91. Setup Guide: Repeatedly Check Word 80 (Sheet 1 of 2).

K101-D SET UP GUIDE 5.1.10(2)

ORIGINATOR _____ TARGET SYSTEM _____ SET UP # _____ OF _____ DATE _____

CLOCK SELECT

SAMPLE CLOCKS:

QUICK KEY

(1)

MODE = EXTERNAL SINGLE-PHASED

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL☒ EXT

(-----●-----●AJ↓) + (-----+-----+-----)

SECTION C =

INT

☐ SAME AS MASTER☐ 10 NANOSECONDS

EXT

☐ SAME AS MASTER

(-----●-----●) + (-----+-----+-----)

SECTION B =

INT

☐ SAME AS MASTER☐ 10 NANOSECONDS

EXT

☐ SAME AS MASTER

(-----●-----●) + (-----+-----+-----)

SECTION A =

INT

☐ SAME AS MASTER☐ 10 NANOSECONDS

EXT

☒ SAME AS MASTER

(-----●-----●) + (-----+-----+-----)

ENABLE CLOCKS:

Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (-----●-----●) + (-----+-----+-----)

SECTION B = (-----●-----●) + (-----+-----+-----)

SECTION A = (-----●-----●) + (-----+-----+-----)

INPUT MODE

INPUT

MODE

THRESHOLD

TYPE

VALUE

CF - C8

C7 - C0

BF - B8

B7 - B0

AF - A8

A7 - A0

SAMPLE
SAMPLEECL
ECL-1.30
-1.30

PASS COUNTER:

LIMIT = 09999

QUICK KEY

(0)

ARM MODE: MANUALLIMITS = _____ TO _____
CURSORS C: 0-512 R: 0-512

LOGIC POLARITY

INPUT	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
GROUP C	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
GROUP B	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
GROUP A	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

DATA FORMAT NOTES

QUICK KEY

FORMAT & DESCRIPTION

- 0 HEX
Fixed hex format & CF-A0 sequence
- 1 OCTAL
Fixed octal format & CF-A0 sequence
- 2 BINARY
Fixed binary format & CF-A0 sequence
- 3 MIXED USER SECH
Any valid any sequence
- 4 MIXED CF-A0 SECH
Any valid fixed CF-A0 sequence
- 5 DEVICE WIRE MONITORING
Fixed decompressed JP code format; only if RTE B18 is attached
OR
5 DEVICE NOT AVAILABLE
No RTE B18 attached

CLOCKING NOTES

QUICK KEY

SAMPLE CLOCK CHOICES

- 0 ACTIVE RISING EDGE
- 1 ACTIVE FALLING EDGE
- 2 - - - NOT USED

QUICK KEY

ENABLE CLOCK CHOICES

- 0 POSITIVE TRUE
- 1 NEGATIVE TRUE
- 2 - - - NOT USED

QUICK KEY

MODE & DESCRIPTIONS

- 0 INTERNAL
All sections are sampled at the internal clock rate
Section A - Section B - Section C - Internal clock
- 1 EXTERNAL SINGLE PHASED
All sections are sampled at the Master external rate
Section A - Section B - Section C - Master external
- 2 EXTERNAL MULTI PHASED
Each section can be sampled at own external rate or Master external rate
Section A - Section B - Section C - Master external or Section B - Master external or Section C - Master external
- 3 MIXED SINGLE PHASED
Master must be external. Each section can be sampled at the Master external rate, internal clock period or 10ns. Section A - Section B and/or Section C - Master external or internal or 10ns
- 4 MIXED MULT PHASED
Master must be external. Each section can be sampled at own external rate and Master external rate, internal clock period or 10ns. Section A - Section B and/or Section C - Master external or internal or 10ns
- 5 INTERNAL EXTENDED
Each section can be sampled at the internal clock rate or 10ns. Section A - Section B and/or Section C - internal clock period or 10ns

INPUT NOTES

DIRECT ENTRY KEY

MODE CHOICES

SAMPLE

SAMPLE

GLITCH

GLITCH

LATCH

LATCH

DEMUX

DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY

TYPE

VALUE

TTL

TTL

+1.40 VDC

ECL

ECL

-1.30 VDC

A

VAAA

-0.80 TO -0.80 VDC

B

VAAB

-0.80 TO -0.80 VDC

QUICK KEY

ARM COMMAND CHOICES

0

MANUAL

1

AUTO

2

AUTO STOP IF A > B

3

AUTO STOP IF A > B

4

AUTO STOP IF A > B WITHIN LIMITS

5

AUTO STOP IF A > B WITHIN LIMITS

POLARITY NOTES

DIRECT ENTRY KEY

POLARITY CHOICES

+

POSITIVE

-

NEGATIVE

DWS24-12.5183

Figure 10-91. Setup Guide: Repeatedly Check Word 80 (Sheet 2 of 2).

10.2.6 ADVANCED TRACE CONTROL

Combining and varying the basic building blocks let you create more complex and powerful trace control programs. The following examples will illustrate some of the more advanced trace control capabilities.

10.2.6.1 Continuously Check Execution Path and Timing

SET UP: To check that certain words occur in their expected sequence as well as within their expected time interval, see setup guide in Figure 10-93.

Press  ,  ^{Hx3} ,  twice,  ^{Hx3} twice,

 ⁺ SET twice,  ,  ^{Hx6} ,  SET,  ^{V24} L ,

 SET,  ^{Hx1} G ,  ^{Hx6} I ,  SET,  ^{V24} L ,  SET,

 ^{Hx1} G ,  ^{Hx6} I ,  SET,  ^{Hx6} I ,  twice,

 ^{Hx6} I ,  ^{Hx3} M ,  SET,  ^{Hx6} I ,  SET twice,

 ^{V24} L ,  SET,  ^{Hx1} G ,  ^{PAGE} K ,  SET,  ^{V24} L ,

 SET,  ^{Hx1} G ,  ^{PAGE} K ,  SET,  ^{Hx12} J , 

twice,  ^{Hx3} M ,  SET,  ^{Hx6} I ,  SET twice,  ^{V24} L ,

 SET,  ^{Hx1} G ,  ^{PAGE} ^{TTL} ,  SET,  ^{V24} L ,  SET,

 ^{Hx1} G ,  ^{PAGE} ^{TTL} ,  SET,  ^{PAGE} K ,  twice,

 ^{Hx3} M ,  SET,  ^{Hx6} I ,  SET,  ,  ^{V24} L ,

K101-D SET UP GUIDE

ORIGINATOR _____		TARGET SYSTEM <u>PROBE TEST</u>		(CONTINUED) SET UP # <u>5210F</u>		DATE _____	
RADIX: <u>H M</u> MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>A F A B</u> A T 2 <u>A E A A</u> S 1 <u>A B A A</u> LSB <u>A C A B</u>				DATA FORMAT <u>MIXED USER SEQN.</u> TRACE CONTROL NOTES For each trace: TRACE is independent of the other commands STOP has priority over JUMP JUMP has priority over ADVANCE All four (STOP, JUMP, ADVANCE, TRACE) are performed on any of nine conditions Quick key: 0: DATA = 0, 1: Always, 2: Never, 3: DATA = 0 and Sample Count = Delay, 4: DATA = 0 and Sample Count = Delay, 5: DATA = 0 and Sample Count = Delay, 6: DATA = 0 and Sample Count = Delay, 7: DATA = 0 and Sample Count = Delay, 8: DATA = 0 and Sample Count = Delay ID = 5 J A or T which are assigned by command type			
RADIX CHOICES: (B) BINARY (O) OCTAL (H) HEX (A) ASCII or (E) EBCDIC							
TRACE CONTROL QUICK KEY LEVEL <u>4</u> DELAY = <u>DEC 1</u> CLOCKS END LEVEL <u>F</u> (.....) STOP <u>NEVER</u> S = <u>X X</u> (.....) JUMP TO <u>0</u> IF DATA = J AND SAMPLE COUNT = DELAY J = <u>1 0</u> (.....) ADVANCE IF DATA = J AND SAMPLE COUNT = DELAY A = <u>X X</u> (.....) TRACE IF DATA = T T = <u>1 0</u>				COMMENTS BOTH JUMP AND ADVANCE ARE TRUE SIMULTANEOUSLY, BUT JUMP HAPPENS 1st, SO IT CONTINUOUSLY LOOPS BETWEEN LINK 0, 1, 2, 3, 4.			
QUICK KEY LEVEL <u>5</u> DELAY = <u>DEC 515</u> CLOCKS END LEVEL <u>F</u> (.....) STOP IF DATA = S AND SAMPLE COUNT > DELAY S = <u>X X</u> (.....) JUMP TO <u>0</u> NEVER J = <u>X X</u> (.....) ADVANCE NEVER A = <u>X X</u> (.....) TRACE ALWAYS T = <u>X X</u>				COMMENTS THIS LEVEL SHOULD NEVER BE REACHED.			
QUICK KEY LEVEL _____ DELAY = _____ CLOCKS END LEVEL _____ (.....) STOP _____ S = _____ (.....) JUMP TO _____ J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____				COMMENTS			
QUICK KEY LEVEL _____ DELAY = _____ CLOCKS END LEVEL _____ (.....) STOP _____ S = _____ (.....) JUMP TO _____ J = _____ (.....) ADVANCE _____ A = _____ (.....) TRACE _____ T = _____				COMMENTS			

Figure 10-93. Setup Guide: Continuously Check Execution Path and Timing (Sheet 2 of 2).

 SET,  1 ,  0 ,  SET,  5 ,  SET
 twice,  0 ,  SET,  1 ,  0 .

RECORD: Press  .

REVIEW: Watch the trace level status field continuously sequence through LEVEL = 0, 1, 2, 3, 4 BUSY as the conditions on each level are satisfied and the commands executed.

Note

If an error occurs in the generation or clocking of the Probe Test pattern, the trace program will get hung up (as indicated by a steady LEVEL = n BUSY) because the expected word on that level did not happen when it should have.

Press  .

The recording will most likely stop on level 2 since more time is spent in that level than the others.

Press ,  SET,  5 ,  0 ,  0 ,
 .

Your display should look like Figure 10-94. The trace program repeatedly captures only one word on each of five levels until manually stopped.

```

BLOCK=EXT - SGL 3PIB=LOCS   V=-00.04 15:15:24 MEM=A

      HH
000001
0001 02
0002 04
0003 08
0004 10
0005 01
0006 02
0007 04
0008 08
0009 10
0010 01
0011 02
0012 00
0013 01
0014 02

C=500 R=514 (R-C)=+ 14(      ) CL=0 LEVEL=2 RDY

```

Figure 10-94. Capture One Word on Each Level until Stopped.

Press  slowly and

notice that 01 is captured by level 0; one cycle (ten sample clocks) and one sample later 02 is captured by level 1; two cycles and one sample later 04 is captured by level 2; one sample later 08 is captured by level 3; one sample later 10 is captured by level 4; then the whole process repeats. Figure 10-95 shows the exact words that were traced by this program out of all the words that were sampled. Note that of all the samples being evaluated by trace control, only certain samples will be transferred into memory.

10.2.6.2 Trace Independently of the Execution Path

SET UP: Change the trace control setup on level 2.

Press  ,  ,  SET five times,  ,
 SET ,  ,  .

RECORD: Press  .

REVIEW: Press  ,  ,  SET ,  ,  ,
 ,  .

Your display will look similar to Figure 10-96. Taking the same execution path as before, different samples are selected to be recorded.




Figure 10-95. Transfer Certain Samples into Memory.




Figure 10-96. Changing Sample Selection.

Press  until CL = 2.

Level 2 still checks for and advances on the second occurrence of 04, but it now traces the two occurrences of 80 that happen while waiting for ADVANCE to come true (see Figure 10-97). While waiting for the level 2 ADVANCE condition to come true, two occurrences of 80 are traced. The TRACE command and its T word recognizer do not have to be the same as any of the other commands and their word recognizers. The words you choose to record don't have to be the same as the words that define the execution path to be followed.

10.2.6.3 End Level Breakpoint

SET UP: Change the trace control program end level to 3.

Press ,  SET, .

Press , then  repeatedly to verify that

the end level you set applies to all 16 levels.

RECORD: Press .

REVIEW: Press , and use  to move the Control Cursor

to location 511 (Figure 10-98). Note that though the last sample traced occurred in level 3, end level 3 forces an advance to level 4 and stops the recording there.

Note that the last word was traced by level 3 (CL = 3) and the recording stopped on level 4 (LEVEL = 4 RDY), although none of the level 4 commands were performed. Setting end level to n (where n is a level used in the current program) causes trace control to advance to level




Figure 10-97. Record While Waiting.




Figure 10-98. End Level 3 Forces.

$n + 1$, regardless of the commands on level n , and stop on level $n + 1$ without performing any of the commands on $n + 1$. In this way, end level can be used as a breakpoint to check out segments of your trace control program.

10.2.6.4 Segments, Patterns, and Total Trace Time

SET UP: See setup guide in Figure 10-99.

Press  ,  ^{Hx3},  twice,  ^{V12},  ^{V24},
 ^{Hx1} _G,  ^{Hx1} _G,  ^{Hx1} _G,  ,  ^{Hx3},  ,
 _{DEMUX} ^F,  ,  ^{Hx6} _I,  twice,  ^{Hx3} _H,
 ^{Hx1} _G,  ^{Hx3} _H,  _{SET} five times,  ^{Hx6} _I,  _{SET},
 ^{Hx12} _J,  _{SET},  ^{Hx3} _H .

RECORD: Press  .

REVIEW: Notice that the trace level status word remains at 1 BUSY for a moment before going to 3 RDY.

Press  ,  _{SET},  ^{V24} _L,  ^{Hx1} _G,  ^{V24} _L,
 ^{Hx3} _H,  six times. .

Your display should look like Figure 10-100.

Press  and note the total trace time of 2 micro-

seconds. This is because trace control was only enabled to record one word on levels 0, 1, and 2. Change trace control to trace every occurrence of the level 2 A pattern.

K101-D SET UP GUIDE

ORIGINATOR _____		TARGET SYSTEM <u>PROBE TEST</u>		SETUP # <u>524</u> OF _____	DATE _____
QUICK KEY (3) DATA FORMAT <u>MIXED USER SEQN.</u> (See back for notes)				TRACE CONTROL NOTES For each level - TRACE is independent of the other commands STOP has priority over JUMP JUMP has priority over ADVANCE All four major commands in each level can come true on any or nine conditions Quick Key Command Condition 0 DATA = 0 1 Always 2 Never 3 DATA = 0 and Sample Count = Delay 4 DATA = 0 and Sample Count = Delay 5 DATA = 0 and Sample Count = Delay 6 DATA = 0 and Sample Count = Delay 7 DATA = 0 and Sample Count = Delay 8 DATA = 0 and Sample Count = Delay *0 = 5, J, A, or T which are assigned by command *0 = 1	
RADIX: <u>H H</u> MSB _____ I 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>A F A B</u> A T 2 <u>A F A A</u> S 1 <u>A D A A</u> LSB <u>A C A A</u> RADIX CHOICES (B) BINARY (O) OCTAL (H) HEX (A) ASCII (E) EBCDIC					
TRACE CONTROL					
LEVEL <u>0</u> DELAY = _____ END LEVEL <u>F</u> QUICK KEY O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (0) ADVANCE IF DATA = A A = <u>0 1</u> (0) TRACE IF DATA = T T = <u>0 1</u>					
LEVEL <u>1</u> DELAY = <u>DEC 65000</u> <u>A PATTERNS</u> END LEVEL <u>F</u> QUICK KEY O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (5) ADVANCE IF DATA = A AND SAMPLE COUNT = DELAY A = <u>0 2</u> (5) TRACE IF DATA = T AND SAMPLE COUNT = DELAY T = <u>0 2</u>					
LEVEL <u>2</u> DELAY = <u>DEC 101</u> <u>CLOCKS</u> END LEVEL <u>F</u> QUICK KEY O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (2) STOP <u>NEVER</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (5) ADVANCE IF DATA = A AND SAMPLE COUNT = DELAY A = <u>0 4</u> (2) TRACE <u>NEVER</u> T = <u>0 4</u>					
LEVEL <u>3</u> DELAY = <u>DEC 1</u> <u>CLOCKS</u> END LEVEL <u>F</u> QUICK KEY O.F. DEC/HEX 0-65 K CLOCKS/A PATTERNS O.F. (1) STOP <u>ALWAYS</u> S = <u>X X</u> (2) JUMP TO <u>0</u> <u>NEVER</u> J = <u>X X</u> (5) ADVANCE IF DATA = A AND SAMPLE COUNT = DELAY A = <u>0 8</u> (5) TRACE IF DATA = T AND SAMPLE COUNT = DELAY T = <u>0 8</u>					
COMMENTS WAIT FOR 01, TRACE IT AND ADVANCE WHEN IT OCCURS.					
COMMENTS WAIT FOR THE 65000 TH OCCURANCE OF EVENT 02. TRACE ONLY THAT LAST OCCURANCE AND THEN ADVANCE.					
COMMENTS DON'T TRACE ANYTHING WHILE CHECKING FOR EVENT 04 WHICH SHOULD OCCUR EXACTLY 101 CLOCKS AFTER LEAVING THE LAST LEVEL.					
COMMENTS CHECK THAT EVENT 08 OCCURS IMMEDIATELY UPON ENTERING THIS LEVEL. IF IT DOES, TRACE IT. STOP RECORDING, THE ADVANCE COMMAND SHOULD NOT BE EXECUTED WHEN IT COMES TRUE AS STOP TAKES PRIORITY.					

Figure 10-99. Setup Guide: Segments, Patterns, and Total Trace Time
(Sheet 1 of 2).

K101-D SET UP GUIDE 5.2.4

ORIGINATOR _____

TARGET SYSTEM _____

SET UP # ____ OF ____

DATE _____

CLOCK SELECT

SAMPLE CLOCKS:

QUICK KEY
(1)MODE = EXTERNAL SINGLE-PHASED

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

☐ NANOSECONDS (20-1600)☐ MICROSECONDS (1-1600)☐ MILLISECONDS (1-160)MASTER = ☐ INTERNAL☒ EXT(_____ • _____ • AJ) + (_____ + _____ + _____)

SECTION C =

INT

☐ SAME AS MASTER
☐ 10 NANOSECONDS

EXT

☐ SAME AS MASTER
☐ (_____ • _____ • _____) + (_____ + _____ + _____)

SECTION B =

INT

☐ SAME AS MASTER
☐ 10 NANOSECONDS

EXT

☐ SAME AS MASTER
☐ (_____ • _____ • _____) + (_____ + _____ + _____)

SECTION A =

INT

☐ SAME AS MASTER
☐ 10 NANOSECONDS

EXT

☒ SAME AS MASTER
☐ (_____ • _____ • _____) + (_____ + _____ + _____)

ENABLE CLOCKS:

Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (_____ • _____ • _____) + (_____ + _____ + _____)

SECTION B = (_____ • _____ • _____) + (_____ + _____ + _____)

SECTION A = (_____ • _____ • _____) + (_____ + _____ + _____)

INPUT MODE

INPUT

MODE

THRESHOLD

TYPE

VALUE

CF - C8

C7 - C0

BF - B8

B7 - B0

AF - A8

A7 - A0

QUICK KEY

(0)

ARM MODE: MANUAL

LIMITS = _____ TO _____

CURSORS C: 0-512

R: 0-512

PASS COUNTER:

LIMIT = 0-9999

LOGIC POLARITY

INPUT F E D C B A 9 8 7 6 5 4 3 2 1 0

GROUP C - - - - -

GROUP B - - - - -

GROUP A ± ± ± ± ± ± ± ± - - - - -

DATA FORMAT NOTES

QUICK KEY

FORMAT & DESCRIPTION

- 0 HEX Fixed hex format & CF-AD sequence
- 1 OCTAL Fixed octal format & CF-AD sequence
- 2 BINARY Fixed binary format & CF-AD sequence
- 3 MIXED USER SECH Any user any sequence
- 4 MIXED CF-AD SECH Any user, fixed CF-AD sequence
- 5 DEVICE MEMORICONS Fixed preassembled code format only if RTE B18 attached OR
6 DEVICE NOT AVAILABLE No RTE B18 attached

CLOCKING NOTES

QUICK KEY

SAMPLE CLOCK CHOICES

- 0 ↑ ACTIVE RISING EDGE
- 1 ↓ ACTIVE FALLING EDGE
- 2 - - - NOT USED

QUICK KEY

ENABLE CLOCK CHOICES

- 0 ↑ POSITIVE TRUE
- 1 ↓ NEGATIVE TRUE
- 2 - - - NOT USED

QUICK KEY

MODE & DESCRIPTIONS

- 0 INTERNAL All sections are sampled at the internal clock rate. Section A - Section B - Section C - internal clock period.
- 1 EXTERNAL SINGLE PHASED All sections are sampled at the Master external rate. Section A - Section B - Section C - Master external.
- 2 EXTERNAL MULTI PHASED Each section can be sampled at own external rate or Master external rate. Section A - Section B - Section C - Master external or can be different external expressions.
- 3 MIXED SINGLE PHASED Master must be external. Each section can be sampled at the Master external rate, internal clock period or 10ns. Section A - Section B and or Section C - Master external or internal clock period or 10ns.
- 4 MIXED MULTI PHASED Master must be external. Each section can be sampled at own external rate, the Master external rate, internal clock period or 10ns. Section A - Section B and or Section C - Master external or internal clock period or 10ns.
- 5 INTERNAL EXTENDED Each section can be sampled at the internal clock rate or 10ns. Section A - Section B and or Section C - internal clock period or 10ns.

INPUT NOTES

DIRECT ENTRY KEY

MODE CHOICES

SAMPLE

SAMPLE

GLITCH

GLITCH

LATCH

LATCH

DEMUX

DEMUX

THRESHOLD CHOICES

DIRECT ENTRY KEY

TYPE

VALUE

TTL

TTL

+1.40 VDC

ECL

ECL

+1.30 VDC

A

VABA

-0.88 TO +0.88 VDC

B

VABB

-0.88 TO +0.88 VDC

QUICK KEY

ARM COMMAND CHOICES

0

MANUAL

2

AUTO

3

AUTO STOP IF A = B

4

AUTO STOP IF A = B WITHIN LIMITS

5

AUTO STOP IF A = B WITHIN LIMITS

POLARITY NOTES

DIRECT ENTRY KEY

POLARITY CHOICES

+

POSITIVE

-

NEGATIVE

DWS24-12.5183

Figure 10-99. Setup Guide: Segments, Patterns, and Total Trace Time (Sheet 2 of 2).




Figure 10-100. Only Three Words are Traced into Memory.

Press  ,  ^{Hx3} ,  ⁺ SET five times,  ^{Hx1} .

Press  ,  .

Note that the total trace time is now (typically) 65.26 milliseconds.

10.2.7 RECORD

10.2.7.1 Manual Arm

SET UP: See setup guide in Figure 10-101.

Press  ,  ⁺ SET ,  ^{Hx12} ,  ⁺ SET ,  ^{Hx1} ,

 ^{Hx3} ,  ⁺ SET twice,  ^{Hx6} ,  ⁺ SET twice,  ^{Hx3} ,

 ,  ⁺ twice,  ,  ^{PAGE} _{TTL} .

RECORD: Press  .

The instrument makes a single recording for each manual press of  . This allows you to take all the time you need to review and analyze each recording.

REVIEW: Press  ,  [←] SET ,  ^{Hx1} ,  ,  ^{Hx12} (and  ^{PAGE} _k or  ^{PAGE} _{TTL} as necessary to be on Page 4).

Your display should look like Figure 10-102 which is a timing display of a Probe Test recording. Manual recording allows unlimited time to review and analyze a display.

K101-D SET UP GUIDE

ORIGINATOR _____	TARGET SYSTEM <u>PROBE TEST</u>	SET UP # <u>6.1</u> OF _____	DATE _____

QUICK KEY (3) DATA FORMAT <u>MIXED USER SEQN.</u> RADIX: <u>H M</u> MSB _____ _____ 6 _____ D N 5 _____ A P 4 _____ T U 3 <u>AEAB</u> A T 2 <u>AEAA</u> S 1 <u>ADAA</u> LSB <u>ACAA</u> RADIX CHOICES (B) BINARY (O) OCTAL (H) HEX (A) ASCII or (E) EBCDIC	TRACE CONTROL NOTES For each user: * TRACE is independent of the other commands. * STOP has priority over JUMP. * JUMP has priority over ADVANCE. * All four major commands in each box can come up on any of three conditions. Quick Key: _____ Command Condition: 1. DATA 0 2. Never 3. DATA 0 and Sample Count Delay 4. DATA 0 and Sample Count Delay 5. DATA 0 and Sample Count Delay 6. DATA 0 and Sample Count Delay 7. DATA 0 and Sample Count Delay 8. DATA 0 and Sample Count Delay D = S J A or T which are assigned by command code

TRACE CONTROL QUICK KEY LEVEL <u>0</u> DELAY = <u>DEC 515</u> CLOCKS END LEVEL <u>F</u> O F DEC/HEX 0-65 K CLOCKS/A PATTERNS O F (3) STOP IF DATA = S AND SAMPLE COUNT > DELAY S = <u>0 1</u> (2) JUMP TO <u>0</u> NEVER J = <u>X X</u> (2) ADVANCE NEVER A = <u>X X</u> (1) TRACE ALWAYS T = <u>X X</u>	COMMENTS FILL MEMORY AND STOP THE NEXT TIME 0.1 OCCURS.

QUICK KEY LEVEL <u>0</u> DELAY = _____ CLOCKS END LEVEL <u>0</u> O F DEC/HEX 0-65 K CLOCKS/A PATTERNS O F () STOP _____ S = _____ () JUMP TO <u>0</u> _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____	COMMENTS

QUICK KEY LEVEL <u>0</u> DELAY = _____ CLOCKS END LEVEL <u>0</u> O F DEC/HEX 0-65 K CLOCKS/A PATTERNS O F () STOP _____ S = _____ () JUMP TO <u>0</u> _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____	COMMENTS

QUICK KEY LEVEL <u>0</u> DELAY = _____ CLOCKS END LEVEL <u>0</u> O F DEC/HEX 0-65 K CLOCKS/A PATTERNS O F () STOP _____ S = _____ () JUMP TO <u>0</u> _____ J = _____ () ADVANCE _____ A = _____ () TRACE _____ T = _____	COMMENTS

Figure 10-101. Setup Guide: Manual Arm (Sheet 1 of 2).

K101-D SET UP GUIDE

 ORIGINATOR _____ TARGET SYSTEM _____ SET UP # 61 OF _____ DATE _____

CLOCK SELECT

QUICK KEY (---) MODE = EXT SINGLE - PHASED

SAMPLE CLOCKS:

CJ BJ AJ CK BK AK

INTERNAL CLOCK PERIOD = _____

MASTER = ☐ INTERNAL ☒ EXT (---●---●AJ↓) + (---+---+---)

SECTION C = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER ☐ (---●---●) + (---+---+---)

SECTION B = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☐ SAME AS MASTER ☐ (---●---●) + (---+---+---)

SECTION A = INT ☐ SAME AS MASTER ☐ 10 NANOSECONDS
EXT ☒ SAME AS MASTER ☐ (---●---●) + (---+---+---)

ENABLE CLOCKS: Used only in Latch and Demux

CR BR AR CS BS AS

SECTION C = (---●---●) + (---+---+---)

SECTION B = (---●---●) + (---+---+---)

SECTION A = (---●---●) + (---+---+---)

DATA FORMAT NOTES

QUICK KEY	FORMAT & DESCRIPTION
0	HEX Fixed hex format & CF, AO sequence
1	OCTAL Fixed octal format & CF, AO sequence
2	BINARY Fixed binary format & CF, AO sequence
3	MIXED USER SEQ Any radio any sequence
4	MIXED CF, AO SEQ Any radio, fixed CF, AO sequence
5	DEVICE MEMORICS Fixed dissemination of code format, only if RTE S18 attached, OR
6	DEVICE NOT AVAILABLE No RTE S18 attached

CLOCKING NOTES

QUICK KEY	SAMPLE CLOCK CHOICES
0	ACTIVE RISING EDGE
1	ACTIVE FALLING EDGE
2	--- NOT USED

QUICK KEY	ENABLE CLOCK CHOICES
0	POSITIVE TRUE
1	NEGATIVE TRUE
2	--- NOT USED

QUICK KEY	MODE & DESCRIPTIONS
0	INTERNAL All sections are sampled at the internal clock rate. Section A - Section B - Section C - internal clock period
1	EXTERNAL SINGLE PHASED All sections are sampled at the Master external rate. Section A - Section B - Section C - Master external rate
2	INTERNAL MULTI PHASED Each section can be sampled at its own external rate. Master external rate, Section B - Section C - Master external rate
3	MIXED SINGLE PHASED Master must be external. Each section can be sampled at its own external rate. Section A - Section B - Section C - Master external rate
4	MIXED MULTI PHASED Master must be external. Each section can be sampled at its own external rate. Section A - Section B - Section C - Master external rate
5	INTERNAL EXTENDED Each section can be sampled at its own internal rate. Section A - Section B - Section C - internal clock period

INPUT MODE

INPUT	MODE	THRESHOLD
		TYPE VALUE
CF - C8		
C7 - C0		
BF - B8		
B7 - B0		
AF - A8	<u>SAMPLE</u>	<u>ECL</u> <u>-1.30</u>
A7 - A0		

 PASS COUNTER:
LIMIT = 0.9999

 QUICK KEY (0) ARM MODE: MANUAL
LIMITS = _____ TO _____
CURSORS C: 0-612 R: 0-612

INPUT NOTES

DIRECT ENTRY KEY	MODE CHOICES
SAMPLE	SAMPLE
GLITCH	GLITCH
LATCH	LATCH
DEMUR	DEMUR

DIRECT ENTRY KEY	THRESHOLD CHOICES
	TYPE VALUE
TTL	TTL +1.40 VDC
ECL	ECL -1.30 VDC
A	VARA -0.88 TO +0.88 VDC
B	VARB -0.88 TO +0.88 VDC

QUICK KEY	ARM COMMAND CHOICES
0	MANUAL
1	AUTO
2	AUTO STOP IF A > B
3	AUTO STOP IF A < B
4	AUTO STOP IF A - B WITHIN LIMITS
5	AUTO STOP IF A > B WITHIN LIMITS

LOGIC POLARITY

INPUT	F E D C B A 9 8 7 6 5 4 3 2 1 0
GROUP C	---
GROUP B	---
GROUP A	± ± ± ± ± ± ± ±

POLARITY NOTES

DIRECT ENTRY KEY	POLARITY CHOICES
+	POSITIVE
-	NEGATIVE

DWS24-12.5183

Figure 10-101. Setup Guide: Manual Arm (Sheet 2 of 2).




Figure 10-102. Probe Test Timing Display.

10.2.7.2 Auto Arm

SET UP: To avoid repeatedly pressing  by hand when you need to make multiple recordings, change the arm mode to Auto.

Press , ,  " .

RECORD: Press  .

Watch the trace control level and status words. LEVEL = alternates between * and 0. The current trace level and number of the current recording are indicated in the bottom status field. A cumulative count of completed recordings is displayed in the upper right of the Input Mode screen (see Figure 10-103). While this automatic rearming and recording process is going on you can press any DISPLAY or SPECIFY key at any time.

Note

It is possible to change a setup parameter of Specify screen during auto recordings. However, to ensure that the change is

accepted, press , make the change,

then press  .

Press , ,  .

Observe several recording cycles in each display mode. Press the other DISPLAY keys to see their effect.

This process can continue indefinitely as long as the trace control conditions of each recording are satisfied. If an expected STOP, JUMP, or ADVANCE command condition




Figure 10-103. Status Field Display.

is not met, the process stops. The level message displays the number of the "stuck" trace level and the count stays at the count of the current hung up recording. If and when the condition comes true, the auto arming and count resume where they left off. Similarly, loss of an external clock input causes a halt. To simulate such an error, unplug the probe from the test socket. Note that the trace status says F CLK? because the expected external sample clock is absent. Plug the probe back in. The recordings and count will resume.

To completely halt the process you must press  or  . Press  .

REVIEW: Notice that the trace status word has gone to RDY. The total number of recordings you made can be seen by pressing **INPUT MODE** (see Figure 10-104). The trace status word RDY indicates the completion of an auto arming recording cycle. The total number of recordings made is held until a new arm cycle is begun. If you press **ARM** again, the count initializes to zero and the process begins again.

10.2.7.3 Limiting the Count

SET UP: Set a limit of 100 cycles.

Press  ,  twice,  " ,  " twice.

Setting a limit on the pass counter stops automatic recordings when that limit is reached. If all 100 recordings are successful (i.e., do not fail or get hung up) then you can be reasonably confident your system will not fail more than 1 time out of 100. Confidence that

[illegible]

Figure 10-104. Completion of Auto Arming Recording Cycle.

your system is truly operational and debugged comes from obtaining successful test results over numerous recordings.

RECORD: Press  and observe the count.

It continues until 100 recordings have been made and then stops (see Figure 10-104a and 10-104b) as long as each test is successful. Remove the count limit.

Press  ,  twice,  .

10.2.7.4 Stop if A ≠ B

SET UP: Press  ,  ,  .

To load memory B with a known "good" recording, press

 .

RECORD: Press  .

New recordings are continually compared to the contents of B in search of any unknown or intermittent errors. This process is sometimes referred to as "baby-sitting." Observe the count. To create an "error" or difference between the current and stored recording, edit the B memory.

Press  ,  ,  ,  SET ,  ,  .

The process stops since A and B are now unequal.

REVIEW: Press .

The display should look like Figure 10-105. Any difference between the current and reference recording will stop the automatic arming process. To see the number of recordings and comparisons made before the "error" occurred,

press .

ALTERNATE

SET UP: An alternate method of comparing recordings is to change Clock Select display to the following:

MODE = INTERNAL

INTERNAL CLOCK PERIOD = 40 NANOSECONDS

Press , ^{Hx1} G , [↑] SET , ^{PAGE ↓} K , ^{Hx1} G .

RECORD: Press .

The instrument will make one recording and stop. Press

to load memory B.

Press again.

Even though the trace control routine is identical, samples are now being taken asynchronously. It is therefore unlikely that every sample will be taken at exactly the same place in the pattern as in the previous recording. Therefore, auto arming will probably stop after only one recording.

0000=ENT - 00_ 0010=1000_ 0=-20.00 10101010 KEY=0									
--	--	--	--	--	--	--	--	--	--
0000 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0001 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0002 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0003 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0004 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0005 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0006 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0007 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0008 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0009 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0010 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0011 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0012 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0013 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0014 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0015 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0016 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0017 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0018 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0019 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0020 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0021 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0022 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
0023 00	000 00	040 00	070 00	090 00	100 00	110 00	120 00	130 00	140 00
TOTAL * = 1 FIRST * = 1 LAST * = 1									
C= 0 R=514 (R-C)=+514(CL=0 LEVEL=0 R04									

Figure 10-105. Automatic Arming Process Stopped.

REVIEW: Press to see the specific differences.

There may be a few differences (see Figure 10-106) or many (see Figure 10-107). Figure 10-106 shows that even similarly traced asynchronous recordings usually differ due to the one sample uncertainty of plus or minus one. Figure 10-107 shows that similarly traced asynchronous recordings may differ significantly depending on the specified sample rate and trace condition.

Press several times.

10.2.7.5 Auto Stop if A = B

SET UP: To check for a specific suspected error, or to check if and when a system will perform as specifically desired, change the arm mode to look for equality.

Press , , .

RECORD: Press .

Watch the count. Because of the asynchronous sampling, each new recording will most likely be different from the stored recording. However, the odds are good that eventually an exact match will occur and therefore halt the process. In Figure 10-108 267 asynchronous recordings were taken and compared before a match occurred.

REVIEW: When rearming stops, press .

Note that the memory contents are identical. In Figure 10-109 every sample of the 267th recording is identical to the previously stored recording.




Figure 10-106. Asynchronous Recordings Differences.




Figure 10-107. Effect of Specified Sample Rate and Trace Condition.




Figure 10-108. 267 Recordings Compared Before Match.




Figure 10-109. Identical Recordings.

10.2.7.6 Auto Stop if A $\neq$ B Within Limits

SET UP: Once the problem area has been narrowed down, it often isn't necessary to compare the entire recording, only portions of it. To do this, change the arm mode.

Press  ,  , ^L , then go back to synchronous clocking.

Press  , ^M .

RECORD: Press  ,  ,  to load memory B and initiate the auto arming.

Press  , ^{SET} , ^L , ^G , twice to

set the cursors to frame the area of comparison.

Press  to check the cursors' locations (see Figure 10-110).

Press  ,  ,  ,  , ^V ,  .

Rearming does not stop because the inequality is outside the area defined by the cursors (see Figure 10-111).

Press  , ^{SET} twice, ^M ,  .




Figure 10-110. Comparison Between Location 500 and 514.




Figure 10-111. Inequality Outside Window.

The auto stop condition is now satisfied as the change is within the cursor limits.

REVIEW: The display should look like Figure 10-112 which shows that an inequality within the limited comparison window stops auto arming.

10.2.7.7 Auto Stop if A = B Within Limits

SET UP: A check for equality similarly may be focused on a smaller area of the recording. Change the arm mode.

Press , , , , .

RECORD: Press to start the recording process.

Since the memories were made unequal in the previous exercise, the rearining could continue indefinitely.

Press , SET , , .

Recording will stop.

REVIEW: Between the Control Cursor and the Reference Cursor, memories A and B are now identical (see Figure 10-113), which satisfied the auto stop condition. Figure 10-113 shows that arming stops when the samples in the windowed area become the same.




Figure 10-112. Inequality Within Window.




Figure 10-113. Samples in Window Same Arming Stops.

10.3 POWER UP TEST

As soon as the power is turned on, the K101-D will beep and start executing an automatic diagnostic routine of six tests. As each test is completed, the next test is automatically run. When all tests are successfully completed, the analyzer beeps again and displays the Clock Select setup screen.

If an error is detected in any of the tests, the name of the failed test is displayed and further testing halted. To run the rest of the power up tests, or to attempt to operate the instrument despite the error, press **NEXT** to continue. When the last test (successful or not) is completed, the Clock Select setup screen is displayed. At this point, since an error has been detected, you should run the appropriate Self-Test diagnostic routine (see paragraph 10.4, Self Test). Table 10-2 lists the power up error messages and the action you should take to respond to these messages. The following paragraphs briefly describe the six power up tests.

10.3.1 K101-D ROM TEST

A total of 16 EPROMs are individually tested against known check sums. The failure display uses an 8 x 2 grid to indicate the physical location of the bad ROM on the K101-D MPU PC board (see Figure 10-114). Any failure can cause incorrect operation of the unit.

10.3.2 K101-D RAM TEST

A total of sixteen 64K RAMs are tested and any failures are displayed in a grid indicating the faulty RAM location on the K101-D MPU PC board (see Figure 10-115). Any failure can cause incorrect operation of the unit.

Table 10-2. Power Up Test Error Messages

<u>Error Message</u>	<u>Appropriate Response</u>
1. ROM: see Figure 10-114	Advise Gould repair facility
2. RAM: see Figure 10-115	Advise Gould repair facility
3. Power supply: see Figure 10-116	Run indicated Self-Test and advise Gould repair
4. CMOS RAM checks in error	See paragraph 10.3.4. Advise Gould repair facility if error does not clear
5. USART: see Figure 10-117	
6. Stuck key	See paragraph 10.3.6. Advise Gould repair facility as to which key is stuck

```

ROM CHECKSUM ERROR:

MAP OF ROMS ON MPU BOARD (G=GOOD, X=BAD)

COL+ 1 2
ROW+
1 G G
2 G G
3 G G
4 G G
5 G G
6 G G
7 G X
8 G X

PRESS "NEXT" TO CONTINUE

```

Figure 10-114. ROM Test Grid.

```

MPU MEMORY FAILURE:

MAP OF RAMS ON MPU BOARD (G=GOOD, X=BAD)

COL+ 3 4 5 6
ROW+
1 G G G G
2 G G G G
3 G G G G
4 G G G G
5 G G G G
6 G G G G
7 G G G G
8 G G G G
9 G G G G
10 G G G G
11 G G G G
12 G G G G
13 G G G G
14 G G G G
15 G G G G
16 G G G G
17 G G G G
18 G G G G
19 G G G G
20 G G G G
21 G G G G
22 G G G G
23 G G G G
24 G G G G
25 G G G G
26 G G G G
27 G G G G
28 G G G G
29 G G G G
30 G G G G
31 G G G G
32 G G G G
33 G G G G
34 G G G G
35 G G G G
36 G G G G
37 G G G G
38 G G G G
39 G G G G
40 G G G G
41 G G G G
42 G G G G
43 G G G G
44 G G G G
45 G G G G
46 G G G G
47 G G G G
48 G G G G
49 G G G G
50 G G G G
51 G G G G
52 G G G G
53 G G G G
54 G G G G
55 G G G G
56 G G G G
57 G G G G
58 G G G G
59 G G G G
60 G G G G
61 G G G G
62 G G G G
63 G G G G
64 G G G G
65 G G G G
66 G G G G
67 G G G G
68 G G G G
69 G G G G
70 G G G G
71 G G G G
72 G G G G
73 G G G G
74 G G G G
75 G G G G
76 G G G G
77 G G G G
78 G G G G
79 G G G G
80 G G G G
81 G G G G
82 G G G G
83 G G G G
84 G G G G
85 G G G G
86 G G G G
87 G G G G
88 G G G G
89 G G G G
90 G G G G
91 G G G G
92 G G G G
93 G G G G
94 G G G G
95 G G G G
96 G G G G
97 G G G G
98 G G G G
99 G G G G
100 G G G G

PRESS "NEXT" TO CONTINUE

```

Figure 10-115. RAM Test Grid.

10.3.3 POWER SUPPLY TEST

Each of the power supply's voltage outputs is tested on a pass/fail basis. If any supply is out of tolerance, the testing stops and a message is displayed indicating which power supply failed (see Figure 10-116). Power supply tolerances are discussed in paragraph 10.4. A failure may or may not cause improper operation of the unit, depending on the nature of the failure.

10.3.4 CMOS RAM TEST

The stored data are tested against a check sum also stored in the CMOS RAM. (This is not the same as the CMOS RAM Self-Test.) A failure causes an error message (CMOS RAM CHECKSUM ERROR) to be displayed. An error indicates that the unit will not properly recall the recording setup parameters previously stored, nor correctly save new ones.

The appearance of the error message does not necessarily mean a component has failed. The source could be an intermittent, "soft" error. The following procedure will clear such a soft error:

Press . Wait for Clock Select to be displayed.

Press , , and .

This loads the default setups from ROM into the CMOS RAM. If the original error was not caused by a component failure, the CMOS RAM CHECKSUM ERROR should not appear on the next power up and the CMOS memory should operate correctly. You can test this by changing any parameter from its default value, pressing **SAVE**, then **RECALL**, and seeing if the changed parameter is still there as it should be.

10.3.5 USART ERRORS

The status of the communication I/O USART is checked for failures. USART failures may cause incorrect operation of the unit. See Figure 10-117 for USART error messages.

10.3.6 KEYBOARD TEST

Each one of the keys on the front panel keyboard is tested for a NOT PRESSED condition. If a pressed key is observed, the unit displays an error message: STUCK KEY. Press one key at a time; keys that are not stuck cause the unit to beep when pressed. Stuck keys must be repaired in order to continue operation of the unit.

10.4 SELF-TEST

Self-Test is selected by pressing **SHIFT**, then **SELF TEST**. The screen will display a menu of the various tests that can be run (see Figure 10-118). To run a specific test, move the cursor up or down (field up or field down) to the desired test then press **NEXT**. Depending on the test, the unit either starts an actual test or displays a more detailed submenu. To run a specific submenu test, again move the cursor to the desired test and press **NEXT**. To exit a submenu and return to the main menu, press **PREV**. To exit Self-Test altogether, press **PREV** while in the main Self-Test menu.

A confidence test generally runs all the specific tests listed beneath it. At the completion of a confidence test, the display says only whether the tests passed or failed; no detailed failure information is given. At the completion of the confidence tests (there is no screen indication showing that a test is being run while it is executing) **END OF TEST** and test **PASSED**, or **FAILED** are displayed. Have patience. Some tests (such as trace control) take several minutes to complete. Also, failures will extend the testing time.




Figure 10-116. Power Supply Error Messages.




Figure 10-117. USART Error Messages.




Figure 10-118. Main Menu When First Entering Self-Test.




Figure 10-119. MPU RAM/ROM Test Submenu.

Running the specific diagnostic tests individually results in an error summary listing of the type and number of failures as well as specific failure information. The format of this detailed error information is specified in the Parameters screen (discussed later in this section).

10.4.1 CONFIDENCE TEST

Runs all tests in the main menu except for Keyboard, CRT alignment, and Parameters.

10.4.2 K101-D MPU RAM/ROM

When this test is selected, the submenu appears as shown in Figure 10-119.

10.4.2.1 MPU RAM (64K)

This test checks the first half of the memory RAM on the MPU board. Failures are displayed on a grid showing faulty RAM locations on the MPU board. This test is also run during power up testing. Failures may or may not affect system operation. Failures can be listed by each bad memory location when using the scroll selection of the Parameter screen. Note that upon completion of this test, Self-Test mode is automatically exited.

10.4.2.2 MPU RAM (128K)

This test checks all of memory RAM on the MPU board. It operates identically to the MPU RAM (64K) test.

10.4.2.3 ROM

This test verifies the check sum of all 16 EPROMs on the MPU board. Any failures are displayed on a grid, to show the location of the faulty ROM. This test is also run during power up testing.

10.4.2.4 CMOS RAM

This test checks the ability of the CMOS RAMs to store new data. Failures are listed as specified by the Parameter screen. A failure indicates the unit will fail the CMOS RAM test (of the power up tests), and that the unit will power up with unwanted recording setups. Refer to paragraph 10.3.4 for instructions to clear CMOS RAM errors.

10.4.3 DATA BOARDS

When this test is selected, the submenu shown in Figure 10-120 is displayed.

10.4.3.1 Confidence

This test runs all three data board tests.

10.4.3.2 Data Board A

When this test is selected, the submenu shown in Figure 10-121 is displayed.

10.4.3.3 Confidence Test

Runs all of the tests on the specific data board.





Figure 10-120. Data Board Tests Submenus.



Note: The Menus for boards B and C are identical.

Figure 10-121. Data Board A Submenu.

10.4.3.4 Pipeline Registers

This test checks the pipeline register circuitry on the data board. A failure indicates which of that section's 16 inputs will not record properly. Failures are displayed to show the data expected and data actually recorded in hex words.

10.4.3.5 Glitch Input Mode

This test checks the ability of all the inputs to detect glitches while in the glitch mode. Failures are displayed to show hex data words that indicate which inputs are not detecting properly. If this is the only test that failed, the only operation that should be affected is that of glitch capture.

10.4.3.6 Latch Input Mode

All of the latch inputs are tested for proper operation. For failures, readings similar to those for other data board tests are displayed. Typically, if the unit fails this test, an input is not sampled.

10.4.3.7 Memory RAMs

This test checks the ability of the high-speed memory RAMs to store information. Note that if there are failures in the previous data board test, the memory RAMs appear to be bad but may not be. Failures are displayed in hex as in previous tests. Typically, if the memory RAMs fail, recorded information is incorrect.

10.4.3.8 Recirculate Slow

This is a slow-speed test of the capability of the data board to feed information out of the memory RAM and then back into RAM. A failure in

this process may not be apparent when making a normal recording unless certain functions are performed with the logic analyzer. Failures are displayed in hex.

10.4.3.9 Recirculate 33 MHz

This is the same test as Recirculate Slow, except the test runs at 33 MHz.

10.4.3.10 Recirculate 50 MHz

This is the same test as Recirculate Slow, except the test runs at 50 MHz.

10.4.3.11 Force Functions

This test checks the recording control of the data board. If failures are observed, more than one channel may be inoperative. (Test mnemonics require a technical description from the factory.)

10.4.3.12 Armed Trace Control

This test checks trace control functions within the data board for errors. (Error descriptions require further technical information from the factory.) Failures may or may not cause improper operation of the unit, depending upon the failure and nature of the trace control functions being performed.

10.4.3.13 Confidence

This test runs all tests except for DVM and Calibrate. Note that the probes must be connected before running this test.

10.4.3.14 **ADC Calibration**

This test checks the voltage measurement circuits by measuring the +10.00 V reference. An error here may indicate the DVM circuitry is faulty or out of calibration. A DVM fault can cause incorrect failures to be displayed on any voltage test. Another cause could be the +10.00 V reference being out of tolerance. Refer to paragraph 10.4.3.22 for information on the reference supply.

10.4.3.15 **Power Supply Test**

This test checks that each power supply is within set tolerances. Refer to paragraph 10.4.3.21 for power supply tolerances. Each failed power supply is displayed. The tested power supplies are the +15, -15, -10, -5.2, and -2 V battery and the +10 V reference supply.

10.4.3.16 **Threshold Source**

There are four different threshold selections available. The circuitry that generates the four voltages (TTL, ECL, VAR A, VAR B) is tested for accuracy. Any failures displayed indicate that the threshold voltage is not accurate on any probes that are trying to use that threshold.

10.4.3.17 **Threshold Selection**

This test verifies that each probe can be operated on TTL, ECL, VAR A, or VAR B. A failure is displayed if any threshold selector does not put out the correct voltage. This test may fail if there was a failure in the Threshold Source test.

10.4.3.18 **Probe Loading**

This test verifies the accuracy of the load the input probe has on the threshold voltage. If there is no connection to a probe, the voltage measures too high and is indicated as a failure. Also, if the probe is bad, it may short the voltage such that it measures too low, and so indicates a failure. The probes must be connected to run this test.

10.4.3.19 **Variable A/B**

This test checks the linearity of the variable threshold voltages. This test measures linearity at the output going to the input probe. A failure indicates the variable voltages are bad or out of tolerance. Recordings are not affected, unless the threshold that failed is selected. The probes must be connected before running this test.

10.4.3.20 **DVM**

This test requires the installation of DVM cables to the input probe connector. Without jumpers, this test will fail. Install a jumper from the +DVM input to pin 14 of the A8 section input probe connector (lower right hand pin). Install a jumper from the -DVM (ground) to pin 14 of the A0 section input probe connector. The jumpers connect the threshold voltages to the DVM inputs. The external DVM circuitry is tested for accuracy and linearity. If there are threshold failures, the DVM test may fail. Specific voltage measurement failures are displayed.

10.4.3.21 **Calibrate**

This test displays the voltages actually measured and the acceptable tolerances. The display is continually updated every few seconds. Power supply voltages can be adjusted by monitoring this display, but it is recommended that you adjust power supplies by the calibration

procedure. The display that is observed while in the Calibrate mode is shown in Figure 10-122.

The following is a list of the various power supply voltages and the associated circuitry to which they provide power:

- a. +15 V -- Display and threshold circuitry
- b. +10 V -- Threshold voltage generation circuitry
- c. -5.2 V -- ECL circuitry within the unit
- d. +5 V -- TTL circuitry within the unit
- e. -2 V -- Many ECL pull-down resistors
- f. Battery -- CMOS RAMs

10.4.4 VOLTAGE TEST

When this test is selected, the submenu shown in Figure 10-123 is displayed.

10.4.5 CLOCK

When this test is selected, the submenu shown in Figure 10-124 is displayed.

10.4.5.1 Confidence

This test runs both the Clock Frequency and the Level Memory tests.

10.4.5.2 Clock Frequency

This test checks the various internal clock frequencies on which the unit operates. The multiplier frequencies and actual measurements are displayed if a failure is noted.

CALIBRATE				
SUPPLY NOMINAL	ACCEPTABLE		MEASURED	
	MINIMUM	MAXIMUM	AVERAGE	P-P
+15.00 V	+14.40	+15.60	+15.02	+0.03
-15.00 V	-15.60	-14.40	-15.03	+0.05
+10.00 V	+10.10	+9.90	+9.99	+0.00
+5.04 V	+4.84	+5.24	+5.02	+0.01
+5.28 V	+5.48	+5.08	+5.10	+0.09
+1.00 V	+2.15	+1.00	+1.29	+0.04
1.3477	+2.34	+4.00	+3.26	+0.20
3ND REF	-0.02	+0.02	-0.00	+0.00
+10V REF	+9.96	+10.04	+10.00	+0.00
USE "PREV" TO RETURN TO MENU				

Figure 10-122. Typical Calibrate Display.

VOLTAGE TESTS	
PRESS "PREV" KEY TO RETURN TO MAIN MENU. PRESS "NEXT" KEY TO RUN SELECTED TEST. USE CURSORS TO SELECT TEST.	
CONFIDENCE	
ADC CALIBRATION	
POWER SUPPLY	
THRESHOLD SOURCE	
THRESHOLD SELECTOR	
PROBE LOADING	
VAR A/B	
DVM	
CALIBRATE	
PROBES MUST BE INSTALLED FOR CONFIDENCE TEST AND FOR PROBE LOADING AND VAR A/B TESTS. DVM TEST FIXTURE IS REQUIRED FOR DVM TEST.	

Figure 10-123. Voltage Test Submenu.




Figure 10-124. Clock Test Submenu.

10.4.5.3 **Level Memory**

This test checks the ability of the level memory RAMs to store the level at which trace control samples were recorded. Failures are displayed by memory location. A failure here indicates the memory will not be accurate.

10.4.6 **TRACE CONTROL**

When this test is selected, the submenu shown in Figure 10-125 is displayed.

10.4.6.1 **Trace Confidence**

This test runs all of the tests in the menu.

10.4.6.2 **Force Conditions**

This test checks the ability of the unit to perform basic trace control functions. A failure indicates the unit may not perform trace control functions, depending upon the failure.




Figure 10-125. Trace Control Test Submenu.

10.4.6.3 Advance and Jump

This test checks the ability of the unit to ADVANCE and JUMP to the various levels of trace control. A failure indicates the unit may not record properly, depending upon the failure and the functions the logic analyzer is trying to perform.

10.4.6.4 Word Detection RAMs

This test checks the RAMs' capability to store data that control the word detection circuitry. A failure indicates the unit may not recognize the S, J, A, and T word recognizers used in the trace control commands. This test takes several minutes to run.

10.4.6.5 Delay Control RAM

This test checks the RAMs' capability to store data that control the delay control circuitry. A failure indicates the unit will not perform delay functions, depending on the failure.

10.4.6.6 Delay RAMs

This test checks the ability of the RAMs to store data that control the amount of delay in tracing functions. A failure indicates the unit may not delay by the proper amount of clocks or events, depending on the failure.

10.4.6.7 Delay Counters

This test checks the ability of the unit to count the correct number of clocks or events. A failure indicates the unit may not delay by the proper amount when tracing, depending upon the failure.

10.4.6.8 Word Selection

This test checks the ability of the unit to recognize each S, J, A, and T word. A failure indicates the word selection circuitry may not tell the word detection RAMs when a condition is satisfied.

10.4.6.9 Word Selection RAMs

This test checks the ability of the RAMs to store data that control the word selection circuitry. A failure indicates the unit may not recognize S, J, A, and T words in the trace control commands.

10.4.7 KEYBOARD

When this test is selected, the keyboard test routine is automatically entered and a display appears as in Figure 10-126. The unit is prompting you to press **DATA**. After you press **DATA**, the display changes and prompts you to press **GRAPH**. To complete the test (and exit the test routine) you must press each key in the proper sequence as prompted by the display (by columns, left to right, going up from bottom row to top row). A BAD KEY error message appears if a key is pressed out of sequence or if the key immediately preceeding the one just pressed is actually bad. (In other words, an actual bad key is not indicated until the next key is pressed.) All 56 keys must be pressed before you can exit the test: there is no way to abort the test.

10.4.8 CRT ALIGNMENT

CRT alignment simply provides a test grid on the CRT in order to adjust it for proper visual linearity (see Figure 10-127).




Figure 10-126. First Keyboard Test Display.




Figure 10-127. Alignment Test Grid.

10.4.9 PARAMETERS

The submenu that is shown when parameters is selected is shown in Figure 10-128. Parameters enhances all of the Self-Test diagnostics. The lower section of the display provides a cumulative total of errors detected during the Self-Test diagnostics. (The totals are reset to zero upon entering Self-Test.) The first field allows you to choose three types of error display modes, which are selectable by the **NEXT** key. The selections are as follows:

- a. **Page.** If a failure occurs in a chosen diagnostic test, the unit displays one page (display) of errors only.
- b. **Scroll.** If a failure occurs, the display scrolls through the entire list of errors.
- c. **No Print.** No errors are displayed even if a failure occurs.

LOOP ON TEST may be selected as YES or NO. If YES is selected the unit continuously performs one Self-Test after another. Once it is looping, the only way to exit Self-Test is to turn off the unit. This allows the instrument to be checked for correct performance over extended use. NO stops after one Self-Test cycle.

PARAMETERS			
ERROR MODE = PAGE		LOOP IN TEST = NO	
ERROR SUMMARY			
ARM	00000	LOCAL FREQUENCY	00000
LOCAL RAM	00000	LOCAL MEMORY	00000
LOCAL BOARD A	00000	LOCAL CONDITIONS	00000
LOCAL BOARD B	00000	ADVANCE/JUMP	00000
LOCAL BOARD C	00000	WORD DETECTION	00000
LOCAL DECELERATION	00000	DELAY CONTROL	00000
LOCAL SUPPLY	00000	DELAY RAMP	00000
LOCAL BOARD D	00000	DELAY INTERPS	00000
LOCAL BOARD E	00000	WORD BELT DETECTION	00000
LOCAL BOARD F	00000	WORD BELT DET RAMP	00000
LOCAL BOARD G	00000	KEYBOARD	00000

Figure 10-128. Parameters Display Screen.

Recommended Test Equipment

<u>Item</u>	<u>MFG</u>	<u>Model No.</u>
3 1/2 Digit DMM	Tektronix	DM501
Oscilloscope	Tektronix	485 or 475A
Frequency Counter	Hewlett-Packard	5316A
0-25 V Power Supply	Hewlett-Packard	6215A
K-101 DVM Leads	Biomation	0114-0057
K-101 Probe Set	Biomation	0114-0254
K-101 Extender Card	Biomation	0950-0135
20 pin .3" IC Clip	Any	Standard
3 mini-clips	Any	Standard
4.7k ohm 1/4w, 5% resistor	Any	Standard

I. Display Calibration

To check the unit for proper raster scan display alignment, power-up the unit, depress the "shift" key, then the "selftest" key and move the cursor up 2 times. Then depress the "Next" key. The unit should now be in the CRT alignment mode. The adjustments below are available on the Data Display Board, refer to Figure 1A for location of adjustments.

1. Adjust R20 for height
2. Adjust R21 for vertical hold
3. Adjust L1 for width
4. Adjust L2 for horizontal linearity
5. Adjust R29 for focus
6. Adjust R32 for brightness
7. Adjust R47 for vertical linearity




Figure 1A

NOTE: The unit must be allowed to warm up for at least 10 minutes prior to calibration.

II Power Supply Voltage Adjustment

All input probes should be installed in the unit prior to adjustment. The soft start power supply has each pots purpose labeled. For pot replacement on the old style power supply refer to figure 2A. For measurement test points refer to figure 2B.

1. Remove the bottom cover from the unit and stand the unit on its rear feet.
2. Measure and adjust the -5.2 v. supply to -5.290 volts ± 5 mv.
3. Measure and adjust the +5.0 v. supply to +5.060 volts ± 5 mv.
4. Measure and adjust the -15.0 v. supply to -15.010 volts ± 5 mv.
5. Measure and adjust the +15.0 v. supply to +15.010 volts ± 5 mv.
6. Measure and adjust the -2.0 v. supply to -2.090 volts ± 5 mv.
7. Recheck all voltage measurements. Note that the -5.2 v. supply is the reference for all of the other supplies.

Test Points


1. +5 v.
2. Gnd
3. -5.2 v.
4. -2.0 v.
5. +15 v.
6. -15 v.

R64 (-15 V ADJUST)
R63 (+15 V ADJUST)
R54 (+15 V OVERCURRENT)
R53 (-15 V OVERCURRENT)
R95 (-5.2V OVERCURRENT)
R96 (-2 V OVERCURRENT)
R129 (-2 V ADJUST)
R87 (-5.2V ADJUST)
R94 (+5 V OVERCURRENT)
R141 (+5 V ADJUST)



Figure 2A

(Figure 2B. Front of unit)



III Power Supply Current Limit Adjustment

The current limits have been set at the factory and should not require calibration. Prior to adjusting the current limits, the voltage settings in Step 2 should be checked and adjusted if necessary. Refer to Figure 2A for pot placement on the Old Style power supply or labeling on the supply for the soft start type power supply. Note that the +15 and -15 volt supplies may not draw enough current to allow the supply to go into current limit. Do not adjust the current limit on the ± 15 .

1. Install a complete set of input probes into the unit.
2. Turn on the unit. Adjust the -5.2 v. supply's current limit down (counterclockwise) slowly until the supply shuts down (current limit).
3. Adjust the -5.2 v. supply's current limit pot up approximately 1/2 turn (clockwise).
4. Turn the unit off then back on. Verify the power supply does not go into current limit.
5. Repeat steps 2 through 4 for the +5 volt power supply.
6. Repeat steps 2 through 4 for the -2.0 volt power supply.
7. Recheck all voltage settings. Refer to Section 2.


IV Threshold Voltage Adjustments.

Remove all input probes from the unit. This procedure utilizes a 4.7 k ohm resistor as a load for adjustment of the thresholds. Install a 4.7k ohm resistor between pins 2 and 14 of the AO section input probe connector on the front panel. All voltages will be measured across the resistor. For adjustment, install the resistor in the AO probe connector, refer to Figure 4A for threshold adjustment pot placement.

1. Turn on the unit. Depress the "shift" then "recall" keys. This will put the unit into a default condition for basic recording.
2. Depress the "input mode" key.
3. Move the cursor up once and hit the "next" key until the arm mode reads "auto".
4. Depress the "arm" key. The unit should now be continually taking new recordings, and will automatically update the threshold voltages to the new settings.
5. Change the threshold selection for all probes to "VAR A".

Front of Unit

Figure 4A



6. Set the Var A voltage to 9.98 volts plus or minus.
7. Change the polarity from plus to minus while measuring across the resistor. The voltage should measure 9.98 volts ± 25 mv., in both polarity's. Set the voltage to 0.00 volts. It should measure 0.000 volts ± 5 mv. Adjust the Var A gain and offset accordingly to meet spec.
8. Repeat steps 5 through 7 for "Var B".
9. Set the threshold selection on all probes to TTL and adjust the voltage to -1.400 volts ± 3 millivolts.
10. Set the threshold selection on all probes to ECL and adjust the voltage to +1.300 volts ± 3 millivolts.
11. Moving the lead resistor to each probe connector, measure the voltages for the correct spec. as in steps 6 through 10.

V. DVM Circuit Calibration

1. Turn on the unit, it should come up in the clock select mode.
2. Input +20.00 volts D.C. ± 5 mv into the DVM inputs on the front panel, noting the voltage reading at the top of the display.
3. Reverse the polarity of the input voltage. Note the reading at the top of the display. Adjust the DVM gain and offset accordingly until the DVM reads 20.00 volts $\pm .01$ in both polarity's and 0.00 with no voltage input.
4. Depress the "shift" then "selftest" keys. Move the cursor down to the voltage test and depress the "next" key. Move the cursor up once and depress the "next" key. The unit should now be in the voltage calibrate mode.
5. Observe all of the voltages in the calibrate mode. Although the voltage tolerances indicated in the calibrate mode are wider, it is necessary that the readings are within the following ranges: (see top of next page)

<u>Voltage</u>	<u>Minimum Acceptable</u>	<u>Maximum Acceptable</u>
+15	+14.90	+15.10
-15	-15.10	-14.90
-10.00 reference	-10.04	- 9.96
+5	+ 5.02	+ 5.08
-5.2	- 5.31	- 5.25
-2.	- 2.12	- 2.07
+10.00 reference	+ 9.97	+10.03

6. DVM test. This test requires DVM cables to be connected. The DVM "input" on the front panel must be connected to the A8-F section input probe connector pin number 14. The DVM "GND" on the front panel must be connected to the A0-7 section input probe connector pin number 14.

Move the cursor to the DVM test and depress the "next" key. The display should say "end of test"; listing no errors.

7. Run all of the voltage self tests without input probes installed, and all tests should pass except the probe loading test. Install all of the input probes and run the voltage self tests. All of the tests should pass.

VI. High Speed Clock Calibration

1. Turn power off, remove the clock board, and place on an extender. Turn power back on.
2. Refer to figure 6A (Clock Board) for location of parts and test points.
3. Connect the frequency counter to IC 12C, Pin 12, using pin 6 of the same device for ground.
4. Adjust variable capacitor C8 to obtain a frequency reading of 100 mhz $\pm$ 0.1 mhz.


5. Disconnect the frequency counter, and replace it with an oscilloscope probe, using the same signal and ground pins. Use the shortest possible ground lead on the probe.
6. Adjust R19 until the 100 mhz clock waveform is as symmetrical as possible, and centered on an ECL threshold of -1.3 v.

VII Real-Time Clock Calibration.

1. Refer to figure 7A of the display board for part locations and test points.
2. Turn power off, place data display board on an extender, and apply power to the unit.

Note: It is not necessary to re-connect the video cables, only the flyback high-voltage lead!

3. Using the IC clip and the mini clips, construct a test jig according to the drawing below



4. Carefully place the clip on IC, 4D-being sure to watch for proper orientation.
5. Connect "clip1" to IC 3D pin 8, connect "clip 2" to IC 3D pin 11, and "clip 3" to pin 10 of the IC clip.

Calibration Procedure

Page Seven

Rev. A1

6. The clock is now in the test mode.
7. Connect the frequency counter to IC 2D pin 9, and place the counter in the "period" mode.
8. Adjust variable capacitor C10 for a period reading of 976.5625 μ s, $\pm$.0019 μ s.
9. This allows an initial accuracy of approximately $\pm$ 5 seconds per month.

Figure 6A





Figure 7A





Gould Inc., Design & Test Systems Division
4000 Old Ironsides Drive, Santa Clara, CA 95050-1279
(408) 988-6800 TWX: 910-338-0509

Printed in U.S.A.

MP MASTER



MA32205



GOULD
Electronics